CRIS Current Research Information System

ROSSI, DAVIDE
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 11.387
EU - Europa 6.150
AS - Asia 1.809
AF - Africa 291
SA - Sud America 37
OC - Oceania 18
Continente sconosciuto - Info sul continente non disponibili 3
Totale 19.695
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 10.947
GB - Regno Unito 1.807
IT - Italia 1.396
DE - Germania 973
CN - Cina 611
SE - Svezia 595
VN - Vietnam 525
CA - Canada 439
IN - India 283
FR - Francia 243
IE - Irlanda 217
FI - Finlandia 135
BG - Bulgaria 119
RU - Federazione Russa 115
SG - Singapore 111
CI - Costa d'Avorio 107
CH - Svizzera 92
ZA - Sudafrica 89
UA - Ucraina 85
EE - Estonia 74
ES - Italia 66
TG - Togo 64
TR - Turchia 52
BE - Belgio 47
HK - Hong Kong 38
JO - Giordania 33
JP - Giappone 32
GR - Grecia 28
AT - Austria 27
BR - Brasile 26
HR - Croazia 26
NL - Olanda 24
PL - Polonia 23
PH - Filippine 22
IR - Iran 20
KR - Corea 18
TW - Taiwan 18
RO - Romania 17
CZ - Repubblica Ceca 16
AU - Australia 14
LB - Libano 11
NG - Nigeria 11
EG - Egitto 10
MY - Malesia 10
IL - Israele 8
CL - Cile 5
SI - Slovenia 5
UZ - Uzbekistan 5
NO - Norvegia 4
NZ - Nuova Zelanda 4
AE - Emirati Arabi Uniti 3
AR - Argentina 3
EC - Ecuador 3
ID - Indonesia 3
MA - Marocco 3
PK - Pakistan 3
PT - Portogallo 3
SC - Seychelles 3
A2 - ???statistics.table.value.countryCode.A2??? 2
IS - Islanda 2
ME - Montenegro 2
RS - Serbia 2
TN - Tunisia 2
A1 - Anonimo 1
AL - Albania 1
BA - Bosnia-Erzegovina 1
DZ - Algeria 1
HU - Ungheria 1
KW - Kuwait 1
LT - Lituania 1
MD - Moldavia 1
MT - Malta 1
MU - Mauritius 1
PA - Panama 1
SA - Arabia Saudita 1
SK - Slovacchia (Repubblica Slovacca) 1
TH - Thailandia 1
Totale 19.695
Salva come PNG Salva come JPEG
Città #
Ann Arbor 4.237
Southend 1.388
Fairfield 922
Chandler 601
Wilmington 529
Ashburn 511
Woodbridge 476
Bologna 420
Montréal 394
Seattle 383
Houston 381
Cambridge 342
Munich 338
Mcallen 334
Dong Ket 275
Princeton 270
Dublin 216
Sofia 116
Turin 112
Abidjan 107
Westminster 105
Nanjing 103
Berlin 100
Redmond 93
Singapore 89
Medford 88
Helsinki 83
Lomé 64
Padova 64
Shenyang 60
Milan 59
San Diego 58
Beijing 49
Jinan 47
Florence 46
Redwood City 46
Saint Petersburg 46
Falls Church 44
Brussels 43
Norwalk 42
Lappeenranta 37
Istanbul 36
New York 34
Amman 33
Dearborn 33
Hebei 31
Los Angeles 30
Phoenix 29
Zurich 29
Nuremberg 28
Jacksonville 27
Nanchang 27
Changsha 26
Des Moines 25
Bern 24
Fremont 24
Rome 24
Sant Esteve de Palautordera 24
Jiaxing 23
London 22
Tianjin 22
Boardman 20
Bühl 20
Frankfurt am Main 20
Guangzhou 20
Chicago 19
Duncan 18
Vienna 18
Hangzhou 17
Paris 17
Cesena 16
Haikou 16
Taipei 16
Taiyuan 16
Zagreb 16
Davao City 15
Olalla 15
Ottawa 15
Pisa 15
Washington 15
San Lazzaro di Savena 14
Krefeld 13
Ningbo 13
Ravenna 13
Taizhou 13
Castel Maggiore 12
Shanghai 12
Toronto 12
Zhengzhou 12
San Francisco 11
Hong Kong 10
Leawood 10
Amsterdam 9
Bagnacavallo 9
Barcelona 9
Buffalo 9
Forlì 9
Modena 9
Rio De Janeiro 9
Sacramento 9
Totale 14.810
Salva come PNG Salva come JPEG
Nome #
A Heterogeneous Cluster with Reconfigurable Accelerator for Energy Efficient Near-Sensor Data Analytics 684
Enabling the Heterogeneous Accelerator Model on Ultra-Low Power Microcontroller Platforms 571
A 0.5GHz 0.35mW LDO-Powered Constant-Slope Phase Interpolator with 0.22% INL 401
The Quest for Energy-Efficient I$ Design in Ultra-Low-Power Clustered Many-Cores 355
Mr.Wolf: An Energy-Precision Scalable Parallel Ultra Low Power SoC for IoT Edge Processing 330
PULP: A parallel ultra low power platform for next generation IoT applications 256
A PULP-based Parallel Power Controller for Future Exascale Systems 241
A 2 MS/s 10A Hall current sensor SoC with digital compressive sensing encoder in 0.16 μm BCD 236
Energy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters 231
A Fully Programmable eFPGA-Augmented SoC for Smart Power Applications 229
A mixed-precision RISC-V processor for extreme-edge DNN inference 217
A -1.8V to 0.9V body bias, 60 GOPS/W 4-core cluster in low-power 28nm UTBB FD-SOI technology 216
A sensor fusion approach for drowsiness detection in wearable ultra-low-power systems 209
Always-ON visual node with a hardware-software event-based binarized neural network inference engine 204
Compressed sensing based seizure detection for an ultra low power multi-core architecture 202
4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up from MRAM-Based State-Retentive Sleep Mode 202
Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications 198
An Event-Driven Ultra-Low-Power Smart Visual Sensor 191
A variation tolerant architecture for ultra low power multi-processor cluster 190
BioWolf: A Sub-10-mW 8-Channel Advanced Brain-Computer Interface Platform with a Nine-Core Processor and BLE Connectivity 190
193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing 189
A Transprecision Floating-Point Platform for Ultra-Low Power Computing 188
A 60 GOPS/W, -1.8 v to 0.9 v body bias ULP cluster in 28 nm UTBB FD-SOI technology 182
A 142MOPS/mW integrated programmable array accelerator for smart visual processing 182
A Multi-Core Signal Processor for Heterogeneous Reconfigurable Computing 181
XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions 178
Always-on motion detection with application-level error control on a near-threshold approximate computing platform 178
Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA 177
The MORPHEUS Data Communication and Storage Infrastructure 174
A Fully Programmable eFPGA-Augmented SoC for Smart-Power Applications 174
A Heterogeneous Digital Signal Processor Implementation for Dynamically Reconfigurable Computing 173
A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing 173
PULP-HD: Accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform 173
An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics 172
A VHDL model and Implementation of a Coarse-Grain Reconfigurable Coprocessor for a RISC Core 168
Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes 168
μDMA: An autonomous I/O subsystem for IoT end-nodes 168
Energy efficient parallel computing on the PULP platform with support for OpenMP 167
Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices 167
A wearable EEG-based drowsiness detection system with blink duration and alpha waves analysis 167
A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations 164
A Transprecision Floating-Point Architecture for Energy-Efficient Embedded Computing 162
A Heterogeneous Multi-Core System-on-Chip for Energy Efficient Brain Inspired Computing 162
A machine learning approach for automated wide-range frequency tagging analysis in embedded neuromonitoring systems 161
Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor 160
A FPGA Implementation of An Open-Source Floating-Point Computation System 160
PULP-NN: Accelerating Quantized Neural Networks on Parallel Ultra-Low-Power RISC-V Processors 159
Enabling mixed-precision quantized neural networks in extreme-edge devices 157
Multicore Signal Processing Platform With Heterogeneous Configurable Hardware Accelerators 156
RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip 153
Temperature and process-aware performance monitoring and compensation for an ULP multi-core cluster in 28nm UTBB FD-SOI technology 151
Flexible, scalable and energy efficient bio-signals processing on the PULP platform: A case study on seizure detection 149
An Energy-Efficient Integrated Programmable Array Accelerator and Compilation flow for Near-Sensor Ultralow Power Processing 148
Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube 147
Reducing Energy Consumption in Microcontroller-Based Platforms with Low Design Margin Co-Processors 145
Energy-efficient design of an always-on smart visual trigger 145
Online Learning and Classification of EMG-Based Gestures on a Parallel Ultra-Low Power Platform Using Hyperdimensional Computing 145
The Dream Digital Signal Processor: Architecture, programming model and application mapping 142
Efficient mapping of CDFG onto coarse-grained reconfigurable array architectures 142
Scalable EEG seizure detection on an ultra low power multi-core architecture 142
Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster 142
A heterogeneous multi-core system-on-chip for energy efficient brain inspired vision 142
Streamlining the OpenMP Programming Model on Ultra-Low-Power Multi-core MCUs 142
A Sub-mW IoT-Endnode for Always-On Visual Monitoring and Smart Triggering 141
Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors 139
Mr. Wolf: A 1 GFLOP/s Energy-Proportional Parallel Ultra Low Power SoC for IOT Edge Processing 139
Ultra-Low-Power Digital Architectures for the Internet of Things 138
NEURAghe: Exploiting CPU-FPGA synergies for efficient and flexible CNN inference acceleration on zynQ SoCs 138
Energy-efficient vision on the PULP platform for ultra-low power parallel computing 138
High Performance AXI-4.0 Based Interconnect for Extensible Smart Memory Cubes 136
Hyperdrive: A Multi-Chip Systolically Scalable Binary-Weight CNN Inference Engine 136
Flexible Software-Defined Packet Processing Using Low-Area Hardware 136
Always-On 674μW@4GOP/s Error Resilient Binary Neural Networks With Aggressive SRAM Voltage Scaling on a 22-nm IoT End-Node 136
PULP: A Ultra-Low Power Parallel Accelerator for Energy-Efficient and Flexible Embedded Vision 135
Design and evaluation of a processing-in-memory architecture for the smart memory cube 134
Synergistic HW/SW Approximation Techniques for Ultralow-Power Parallel Computing 134
Customizing an open source processor to fit in an ultra-low power cluster with a shared L1 memory 133
Energy proportionality in near-threshold computing servers and cloud data centers: Consolidating or Not? 133
A Modular Shared L2 Memory Design for 3-D Integration 132
Design space exploration of an open-source, IP-reusable, scalable floating-point engine for embedded applications 131
A Self-Aware Architecture for PVT Compensation and Power Nap in Near Threshold Processors 131
A Low-Power Transprecision Floating-Point Cluster for Efficient Near-Sensor Data Analytics 130
Increasing the energy efficiency of microcontroller platforms with low-design margin co-processors 128
YodaNN: An Architecture for Ultralow Power Binary-Weight CNN Acceleration 127
Work-in-progress: Dory: Lightweight memory hierarchy management for deep NN inference on iot endnodes 127
PULP-NN: A computing library for quantized neural network inference at the edge on RISC-V based parallel ultra low power clusters 126
Live Demonstration: Body-Bias Based Performance Monitoring and Compensation for a Near-Threshold Multi-Core Cluster in 28nm FD-SOI Technology 125
An Energy-Efficient Low-Voltage Swing Transceiver for mW-Range IoT End-Nodes 124
Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture 121
Modular Design and Optimization of Biomedical Applications for UltraLow Power Heterogeneous Platforms 121
GAP-8: A RISC-V SoC for AI at the Edge of the IoT 120
Exploring NEURAGHE: A Customizable Template for APSoC-based CNN Inference at the Edge 120
Ultra-low-latency lightweight dma for tightly coupled multi-core clusters 118
Exploiting body biasing for leakage reduction: A case study 117
Sub-pJ per operation scalable computing: The PULP experience 117
TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE 116
Exploring multi-banked shared-l1 program cache on ultra-low power, tightly coupled processor clusters 115
YodaNN: An ultra-low power convolutional neural network accelerator based on binary weights 115
The MORPHEUS Heterogeneous Dynamically Reconfigurable Platform 114
Synergistic architecture and programming model support for approximate micropower computing 114
Totale 17.263
Salva come PNG Salva come JPEG
Categoria #
all - tutte 44.105
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 44.105
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/20203.924 0 171 104 353 493 450 585 499 542 287 202 238
2020/20212.502 390 135 74 70 105 135 104 149 356 246 184 554
2021/20227.293 464 144 781 678 908 661 723 717 794 294 659 470
2022/20233.023 344 436 183 335 178 258 104 149 501 91 284 160
2023/20241.331 86 153 78 87 127 170 141 74 72 196 74 73
2024/2025239 213 26 0 0 0 0 0 0 0 0 0 0
Totale 20.317