CRIS Current Research Information System

ROSSI, DAVIDE
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 16.037
AS - Asia 10.757
EU - Europa 9.216
SA - Sud America 557
AF - Africa 556
OC - Oceania 27
Continente sconosciuto - Info sul continente non disponibili 3
Totale 37.153
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 15.427
CN - Cina 2.821
SG - Singapore 2.802
VN - Vietnam 2.329
IT - Italia 2.317
GB - Regno Unito 1.909
DE - Germania 1.663
HK - Hong Kong 859
SE - Svezia 631
FR - Francia 589
CA - Canada 533
IN - India 452
BR - Brasile 420
KR - Corea 369
RU - Federazione Russa 319
NL - Olanda 294
BD - Bangladesh 280
FI - Finlandia 273
IE - Irlanda 234
JP - Giappone 204
CI - Costa d'Avorio 167
ZA - Sudafrica 154
CH - Svizzera 134
ES - Italia 132
BG - Bulgaria 124
UA - Ucraina 117
ID - Indonesia 89
TR - Turchia 87
SC - Seychelles 82
TW - Taiwan 82
PH - Filippine 77
AT - Austria 76
EE - Estonia 75
PL - Polonia 66
BE - Belgio 65
TG - Togo 64
AR - Argentina 57
TH - Thailandia 44
GR - Grecia 40
JO - Giordania 40
IQ - Iraq 39
MX - Messico 33
MY - Malesia 30
RO - Romania 28
PK - Pakistan 27
EC - Ecuador 26
HR - Croazia 26
IR - Iran 24
AU - Australia 22
EG - Egitto 20
SA - Arabia Saudita 20
CZ - Repubblica Ceca 18
UZ - Uzbekistan 18
CL - Cile 15
IL - Israele 15
CR - Costa Rica 14
LT - Lituania 14
MA - Marocco 14
NG - Nigeria 14
LB - Libano 13
PY - Paraguay 12
DK - Danimarca 10
DZ - Algeria 10
PT - Portogallo 10
CO - Colombia 8
AE - Emirati Arabi Uniti 7
BY - Bielorussia 7
KE - Kenya 7
LU - Lussemburgo 7
NP - Nepal 7
PE - Perù 7
DO - Repubblica Dominicana 6
ET - Etiopia 6
NO - Norvegia 6
VE - Venezuela 6
NZ - Nuova Zelanda 5
SI - Slovenia 5
TN - Tunisia 5
BO - Bolivia 4
GH - Ghana 4
GT - Guatemala 4
LV - Lettonia 4
PA - Panama 4
PS - Palestinian Territory 4
SK - Slovacchia (Repubblica Slovacca) 4
AL - Albania 3
HU - Ungheria 3
JM - Giamaica 3
KG - Kirghizistan 3
KZ - Kazakistan 3
MD - Moldavia 3
OM - Oman 3
SV - El Salvador 3
TT - Trinidad e Tobago 3
A2 - ???statistics.table.value.countryCode.A2??? 2
AZ - Azerbaigian 2
BA - Bosnia-Erzegovina 2
CG - Congo 2
IS - Islanda 2
ME - Montenegro 2
Totale 37.125
Salva come PNG Salva come JPEG
Città #
Ann Arbor 4.237
Singapore 1.994
Southend 1.388
Ashburn 1.052
Fairfield 922
Dallas 858
Hong Kong 768
Bologna 641
Chandler 601
San Jose 598
Hefei 579
Wilmington 529
Ho Chi Minh City 506
Woodbridge 478
Santa Clara 475
Hanoi 463
Munich 458
Houston 394
Montréal 394
Seattle 391
Cambridge 344
Mcallen 334
Seoul 303
Dong Ket 275
Princeton 271
Beijing 262
Dublin 233
Los Angeles 230
Boardman 214
New York 174
Helsinki 172
Abidjan 167
Milan 167
Lauterbourg 166
Turin 140
Tokyo 132
Council Bluffs 124
Nanjing 117
Sofia 117
Buffalo 108
Westminster 105
Berlin 104
Redmond 93
Medford 89
Rome 81
Da Nang 79
Frankfurt am Main 77
Bengaluru 70
Redondo Beach 70
Shanghai 68
Lappeenranta 66
Guangzhou 64
Haiphong 64
Lomé 64
Padova 64
Chicago 63
Jakarta 63
Shenyang 63
San Diego 59
Jinan 58
Phoenix 58
Brussels 56
Nuremberg 54
Florence 53
Johannesburg 50
Tianjin 50
Zurich 50
London 49
Istanbul 47
Redwood City 46
Saint Petersburg 46
Cesena 44
Falls Church 44
Amsterdam 42
Norwalk 42
Vienna 42
Taipei 41
Amman 39
Paris 39
Warsaw 39
Changsha 37
São Paulo 36
Falkenstein 35
Dearborn 33
Shenzhen 32
Hangzhou 31
Hebei 31
Orem 30
Des Moines 29
Jacksonville 28
Nanchang 28
Zhengzhou 28
Fremont 27
Düsseldorf 26
Toronto 26
Bern 25
Jiaxing 25
Naples 25
Sant Esteve de Palautordera 24
Brandenburg 23
Totale 24.750
Salva come PNG Salva come JPEG
Nome #
A 0.5GHz 0.35mW LDO-Powered Constant-Slope Phase Interpolator with 0.22% INL 1.887
A Heterogeneous Cluster with Reconfigurable Accelerator for Energy Efficient Near-Sensor Data Analytics 796
Enabling the Heterogeneous Accelerator Model on Ultra-Low Power Microcontroller Platforms 614
Mr.Wolf: An Energy-Precision Scalable Parallel Ultra Low Power SoC for IoT Edge Processing 449
The Quest for Energy-Efficient I$ Design in Ultra-Low-Power Clustered Many-Cores 445
XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions 421
Siracusa: A Low-Power On-Sensor RISC-V SoC for Extended Reality Visual Processing in 16nm CMOS 408
A 2 MS/s 10A Hall current sensor SoC with digital compressive sensing encoder in 0.16 μm BCD 395
A -1.8V to 0.9V body bias, 60 GOPS/W 4-core cluster in low-power 28nm UTBB FD-SOI technology 391
A 60 GOPS/W, -1.8 v to 0.9 v body bias ULP cluster in 28 nm UTBB FD-SOI technology 355
A PULP-based Parallel Power Controller for Future Exascale Systems 347
4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up from MRAM-Based State-Retentive Sleep Mode 339
Always-ON visual node with a hardware-software event-based binarized neural network inference engine 333
A mixed-precision RISC-V processor for extreme-edge DNN inference 330
PULP: A parallel ultra low power platform for next generation IoT applications 328
A Fully Programmable eFPGA-Augmented SoC for Smart Power Applications 317
A Heterogeneous RISC-V Based SoC for Secure Nano-UAV Navigation 296
Energy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters 296
Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube 295
A Heterogeneous Multi-Core System-on-Chip for Energy Efficient Brain Inspired Computing 294
μDMA: An autonomous I/O subsystem for IoT end-nodes 293
An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics 292
BioWolf: A Sub-10-mW 8-Channel Advanced Brain-Computer Interface Platform with a Nine-Core Processor and BLE Connectivity 288
A sensor fusion approach for drowsiness detection in wearable ultra-low-power systems 282
Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications 280
A machine learning approach for automated wide-range frequency tagging analysis in embedded neuromonitoring systems 279
PULP-NN: Accelerating Quantized Neural Networks on Parallel Ultra-Low-Power RISC-V Processors 277
A Heterogeneous In-Memory Computing Cluster for Flexible End-to-End Inference of Real-World Deep Neural Networks 273
193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing 271
GAP-8: A RISC-V SoC for AI at the Edge of the IoT 270
Compressed sensing based seizure detection for an ultra low power multi-core architecture 266
Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA 260
HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC 259
Design and evaluation of a processing-in-memory architecture for the smart memory cube 258
A Transprecision Floating-Point Architecture for Energy-Efficient Embedded Computing 255
Streamlining the OpenMP Programming Model on Ultra-Low-Power Multi-core MCUs 255
An Event-Driven Ultra-Low-Power Smart Visual Sensor 254
A Fully Programmable eFPGA-Augmented SoC for Smart-Power Applications 252
A Transprecision Floating-Point Platform for Ultra-Low Power Computing 251
A variation tolerant architecture for ultra low power multi-processor cluster 249
Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices 248
A heterogeneous multi-core system-on-chip for energy efficient brain inspired vision 248
PULP-NN: A computing library for quantized neural network inference at the edge on RISC-V based parallel ultra low power clusters 246
Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes 245
Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor 244
A 1.15 TOPS/W, 16-Cores Parallel Ultra-Low Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode 244
Multicore Signal Processing Platform With Heterogeneous Configurable Hardware Accelerators 242
A 142MOPS/mW integrated programmable array accelerator for smart visual processing 241
A Modular Shared L2 Memory Design for 3-D Integration 240
A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing 239
Marsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC With 2???8 b DNN Acceleration and 30%-Boost Adaptive Body Biasing 238
CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration 236
PULP-HD: Accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform 235
The MORPHEUS Data Communication and Storage Infrastructure 234
Dustin: A 16-Cores Parallel Ultra-Low-Power Cluster With 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode 233
An Energy-Efficient Low-Voltage Swing Transceiver for mW-Range IoT End-Nodes 231
A Multi-Core Signal Processor for Heterogeneous Reconfigurable Computing 230
Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster 230
A Low-Power Transprecision Floating-Point Cluster for Efficient Near-Sensor Data Analytics 225
A Sub-mW IoT-Endnode for Always-On Visual Monitoring and Smart Triggering 224
Online Learning and Classification of EMG-Based Gestures on a Parallel Ultra-Low Power Platform Using Hyperdimensional Computing 224
A wearable EEG-based drowsiness detection system with blink duration and alpha waves analysis 223
The Dream Digital Signal Processor: Architecture, programming model and application mapping 222
Enabling mixed-precision quantized neural networks in extreme-edge devices 222
Energy proportionality in near-threshold computing servers and cloud data centers: Consolidating or Not? 219
GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors 219
Work-in-progress: Dory: Lightweight memory hierarchy management for deep NN inference on iot endnodes 218
A Heterogeneous Digital Signal Processor Implementation for Dynamically Reconfigurable Computing 215
Flexible, scalable and energy efficient bio-signals processing on the PULP platform: A case study on seizure detection 215
Energy efficient parallel computing on the PULP platform with support for OpenMP 214
Flexible Software-Defined Packet Processing Using Low-Area Hardware 214
Efficient mapping of CDFG onto coarse-grained reconfigurable array architectures 213
Synergistic HW/SW Approximation Techniques for Ultralow-Power Parallel Computing 213
A VHDL model and Implementation of a Coarse-Grain Reconfigurable Coprocessor for a RISC Core 212
Scalable EEG seizure detection on an ultra low power multi-core architecture 212
An Energy-Efficient Integrated Programmable Array Accelerator and Compilation flow for Near-Sensor Ultralow Power Processing 212
RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip 212
XpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Networks on RISC-V Based IoT End Nodes 211
A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations 210
NEURAghe: Exploiting CPU-FPGA synergies for efficient and flexible CNN inference acceleration on zynQ SoCs 210
Always-on motion detection with application-level error control on a near-threshold approximate computing platform 209
A Self-Aware Architecture for PVT Compensation and Power Nap in Near Threshold Processors 208
Mr. Wolf: A 1 GFLOP/s Energy-Proportional Parallel Ultra Low Power SoC for IOT Edge Processing 205
A FPGA Implementation of An Open-Source Floating-Point Computation System 202
Reducing Energy Consumption in Microcontroller-Based Platforms with Low Design Margin Co-Processors 201
Modular Design and Optimization of Biomedical Applications for UltraLow Power Heterogeneous Platforms 200
Temperature and process-aware performance monitoring and compensation for an ULP multi-core cluster in 28nm UTBB FD-SOI technology 199
Ultra-Low-Power Digital Architectures for the Internet of Things 198
TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE 198
Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors 196
High Performance AXI-4.0 Based Interconnect for Extensible Smart Memory Cubes 190
YodaNN: An Architecture for Ultralow Power Binary-Weight CNN Acceleration 189
Energy-efficient vision on the PULP platform for ultra-low power parallel computing 186
Live Demonstration: Body-Bias Based Performance Monitoring and Compensation for a Near-Threshold Multi-Core Cluster in 28nm FD-SOI Technology 185
Hyperdrive: A Multi-Chip Systolically Scalable Binary-Weight CNN Inference Engine 185
End-To-end 100-TOPS/W Inference with Analog In-Memory Computing: Are We There Yet? 185
Energy-efficient design of an always-on smart visual trigger 183
Always-On 674μW@4GOP/s Error Resilient Binary Neural Networks With Aggressive SRAM Voltage Scaling on a 22-nm IoT End-Node 183
Sub-mW multi-Gbps chip-to-chip communication Links for Ultra-Low Power IoT end-nodes 180
ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation 179
Totale 27.624
Salva come PNG Salva come JPEG
Categoria #
all - tutte 88.030
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 88.030
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/2021554 0 0 0 0 0 0 0 0 0 0 0 554
2021/20227.293 464 144 781 678 908 661 723 717 794 294 659 470
2022/20233.023 344 436 183 335 178 258 104 149 501 91 284 160
2023/20241.320 86 153 78 87 127 170 141 74 70 192 70 72
2024/20255.114 209 582 423 347 620 316 448 230 136 604 317 882
2025/202612.698 820 1.275 1.511 758 1.273 666 1.583 481 2.139 943 717 532
Totale 37.879