A 4-core cluster fabricated in low power 28nm UTBB FD-SOI conventional well technology is presented. The SoC architecture enables the processors to operate 'on-demand' on a 0.44V (1.8MHz) to 1.2V (475MHz) supply voltage wide range and -1.2V to 0.9V body bias wide range achieving the peak energy efficiency of 60 GOPS/W, (419μW, 6.4MHz) at 0.5V with 0.5V forward body bias. The proposed SoC energy efficiency is 1.4x to 3.7x greater than other low-power processors with comparable performance.

A -1.8V to 0.9V body bias, 60 GOPS/W 4-core cluster in low-power 28nm UTBB FD-SOI technology / Rossi, Davide; Pullini, Antonio; Gautschi, Michael; Loi, Igor; Gurkaynak, Frank Kagan; Flatresse, Philippe; Benini, Luca. - STAMPA. - CFP15SOI-ART:(2015), pp. 7333483.1-7333483.3. (Intervento presentato al convegno IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2015 tenutosi a Rohnert Park, CA, USA nel 5-8 October 2015) [10.1109/S3S.2015.7333483].

A -1.8V to 0.9V body bias, 60 GOPS/W 4-core cluster in low-power 28nm UTBB FD-SOI technology

ROSSI, DAVIDE
;
LOI, IGOR;BENINI, LUCA
2015

Abstract

A 4-core cluster fabricated in low power 28nm UTBB FD-SOI conventional well technology is presented. The SoC architecture enables the processors to operate 'on-demand' on a 0.44V (1.8MHz) to 1.2V (475MHz) supply voltage wide range and -1.2V to 0.9V body bias wide range achieving the peak energy efficiency of 60 GOPS/W, (419μW, 6.4MHz) at 0.5V with 0.5V forward body bias. The proposed SoC energy efficiency is 1.4x to 3.7x greater than other low-power processors with comparable performance.
2015
Proceedings of the 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S
1
3
A -1.8V to 0.9V body bias, 60 GOPS/W 4-core cluster in low-power 28nm UTBB FD-SOI technology / Rossi, Davide; Pullini, Antonio; Gautschi, Michael; Loi, Igor; Gurkaynak, Frank Kagan; Flatresse, Philippe; Benini, Luca. - STAMPA. - CFP15SOI-ART:(2015), pp. 7333483.1-7333483.3. (Intervento presentato al convegno IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2015 tenutosi a Rohnert Park, CA, USA nel 5-8 October 2015) [10.1109/S3S.2015.7333483].
Rossi, Davide; Pullini, Antonio; Gautschi, Michael; Loi, Igor; Gurkaynak, Frank Kagan; Flatresse, Philippe; Benini, Luca
File in questo prodotto:
File Dimensione Formato  
A −1.8V to 0.9V body bias, 60 GOPS-W 4-core cluster in low-power 28nm UTBB FD-SOI technology.pdf

accesso riservato

Descrizione: Versione Editoriale
Tipo: Versione (PDF) editoriale
Licenza: Licenza per accesso riservato
Dimensione 1.28 MB
Formato Adobe PDF
1.28 MB Adobe PDF   Visualizza/Apri   Contatta l'autore
A -1.8V to 0.9V Body Bias_Postprint..pdf

Open Access dal 23/11/2017

Tipo: Postprint
Licenza: Licenza per Accesso Aperto. Creative Commons Attribuzione (CCBY)
Dimensione 1.45 MB
Formato Adobe PDF
1.45 MB Adobe PDF Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11585/545766
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 16
  • ???jsp.display-item.citation.isi??? 6
social impact