CRIS Current Research Information System
IRIS è la soluzione IT che facilita la raccolta e la gestione dei dati relativi alle attività e ai prodotti della ricerca. Fornisce a ricercatori, amministratori e valutatori gli strumenti per monitorare i risultati della ricerca, aumentarne la visibilità e allocare in modo efficace le risorse disponibili.
ItalianoROSSI, DAVIDE
Dettaglio
ROSSI, DAVIDE
DIPARTIMENTO DI INGEGNERIA DELL'ENERGIA ELETTRICA E DELL'INFORMAZIONE "GUGLIELMO MARCONI"
Ricercatori a tempo determinato
Pubblicazioni
Risultati 1 - 20 di 118 (tempo di esecuzione: 0.002 secondi).
| Titolo | Autore(i) | Anno | Periodico | Editore | Tipo | File | |
|---|---|---|---|---|---|---|---|
| 1 | A 0.5GHz 0.35mW LDO-Powered Constant-Slope Phase Interpolator with 0.22% INL | Elnaqib A.; Okuhara H.; Jang T.; Rossi D.; Benini L. | 2021 | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. II, EXPRESS BRIEFS | 1.01 Articolo in rivista | ||
| 2 | A -1.8V to 0.9V body bias, 60 GOPS/W 4-core cluster in low-power 28nm UTBB FD-SOI technology | Rossi, Davide; Pullini, Antonio; Gautschi, Michael; Loi, Igor; Gurkaynak, Frank Kagan; Flatresse,... Philippe; Benini, Luca | 2015 | Institute of Electrical and Electronics Engineers Inc. | 4.01 Contributo in Atti di convegno | ||
| 3 | A 142MOPS/mW integrated programmable array accelerator for smart visual processing | Das, Satyajit; Rossi, Davide; Martin Kevin, J. M.; Coussy, Philippe; Benini, Luca | 2017 | IEEE | 4.01 Contributo in Atti di convegno | - | |
| 4 | 193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing | Rossi, Davide; Pullini, Antonio; Loi, Igor; Gautschi, Michael; Gurkaynak, Frank Kagan; Teman, Ada...m; Constantin, Jeremy; Burg, Andreas; Miro-Panades, Ivan; Beign, Edith; Clermidy, Fabien; Abouzeid, Fady; Flatresse, Philippe; Benini, Luca | 2016 | Institute of Electrical and Electronics Engineers Inc. | 4.01 Contributo in Atti di convegno | - | |
| 5 | A 2 MS/s 10A Hall current sensor SoC with digital compressive sensing encoder in 0.16 μm BCD | Crescentini, M.; Biondi, M.; Bennati, M.; Alberti, P.; Luciani, G.; Tamburini, C.; Pizzotti, M.; ...Romani, A.; Tartagni, M.; Bellasi, D.; Rossi, D.; Benini, L.; Marchesi, M.; Cristaudo, D.; Canegallo, R. | 2016 | IEEE | 4.01 Contributo in Atti di convegno | - | |
| 6 | 4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up from MRAM-Based State-Retentive Sleep Mode | Rossi D.; Conti F.; Eggiman M.; Mach S.; Mauro A.D.; Guermandi M.; Tagliavini G.; Pullini A.; Loi... I.; Chen J.; Flamand E.; Benini L. | 2021 | Institute of Electrical and Electronics Engineers Inc. | 4.01 Contributo in Atti di convegno | ||
| 7 | A 60 GOPS/W, -1.8 v to 0.9 v body bias ULP cluster in 28 nm UTBB FD-SOI technology | Rossi, Davide; Pullini, Antonio; Loi, Igor; Gautschi, Michael; Gürkaynak, Frank K.; Bartolini, An...drea; Flatresse, Philippe; Benini, Luca | 2016 | SOLID-STATE ELECTRONICS | 1.01 Articolo in rivista | - | |
| 8 | A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations | C.Brunelli; F.Garzia; D.Rossi; J.Nurmi | 2010 | JOURNAL OF SYSTEMS ARCHITECTURE | 1.01 Articolo in rivista | - | |
| 9 | A FPGA Implementation of An Open-Source Floating-Point Computation System | C. Brunelli; F. Garzia; J. Nurmi C. Mucci; F. Campi; D. Rossi | 2005 | s.n | 4.01 Contributo in Atti di convegno | - | |
| 10 | A Fully Programmable eFPGA-Augmented SoC for Smart Power Applications | Renzini, Francesco; Mucci, Claudio; Rossi, Davide; Franchi Scarselli, Eleonora; Canegallo, Roberto | 2020 | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS | 1.01 Articolo in rivista | ||
| 11 | A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing | D. Rossi; F. Campi; S. Spolzino; S. Pucillo; R. Guerrieri | 2010 | IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1.01 Articolo in rivista | - | |
| 12 | A Heterogeneous Digital Signal Processor Implementation for Dynamically Reconfigurable Computing | D.Rossi; F.Campi; A.Deledda; S.Spolzino; S.Pucillo | 2009 | IEEE | 4.01 Contributo in Atti di convegno | - | |
| 13 | A Multi-Core Signal Processor for Heterogeneous Reconfigurable Computing | D. Rossi; F. Campi; A. Deledda; C. Mucci; S. Pucillo; S. Whitty; R. Ernst; S. Chevobbe; S. Guyeta...nt; M. Kühnle; M. Hübner; J. Becker; W. Putzke-Roeming | 2009 | IEEE | 4.01 Contributo in Atti di convegno | - | |
| 14 | A variation tolerant architecture for ultra low power multi-processor cluster | Daniele Bortolotti;Davide Rossi;Andrea Bartolini;Luca Benini | 2013 | 2013 IEEE | 4.01 Contributo in Atti di convegno | - | |
| 15 | A VHDL model and Implementation of a Coarse-Grain Reconfigurable Coprocessor for a RISC Core | C. Brunelli; F. Cinelli; D. Rossi; J. Nurmi | 2006 | s.n | 4.01 Contributo in Atti di convegno | - | |
| 16 | Always-On 674μW@4GOP/s Error Resilient Binary Neural Networks With Aggressive SRAM Voltage Scaling on a 22-nm IoT End-Node | Alfio Di Mauro, Francesco Conti, Pasquale Davide Schiavone, Davide Rossi, Luca Benini | 2020 | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS | 1.01 Articolo in rivista | - | |
| 17 | Always-on motion detection with application-level error control on a near-threshold approximate computing platform | Tagliavini, Giuseppe; Marongiu, Andrea; Rossi, Davide; Benini, Luca | 2016 | Institute of Electrical and Electronics Engineers Inc. | 4.01 Contributo in Atti di convegno | - | |
| 18 | Always-ON visual node with a hardware-software event-based binarized neural network inference engine | Rusci, Manuele; Rossi, Davide; Flamand, Eric; Gottardi, Massimo; Farella, Elisabetta; Benini, Luca | 2018 | Association for Computing Machinery, Inc | 4.01 Contributo in Atti di convegno | ||
| 19 | Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor | D. Rossi; C. Mucci; F. Campi; S. Spolzino; L. Vanzolini; H. Sahlbach; S. Whitty; R. Ernst; W. Put...zke-Röming; R. Guerrieri | 2013 | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 1.01 Articolo in rivista | - | |
| 20 | BioWolf: A Sub-10-mW 8-Channel Advanced Brain-Computer Interface Platform with a Nine-Core Processor and BLE Connectivity | Kartsch V.; Tagliavini G.; Guermandi M.; Benatti S.; Rossi D.; Benini L. | 2019 | IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS | 1.01 Articolo in rivista | - |
Copyright © 2021