This chapter introduces the architectures implementing the digital processing platforms and control for Internet of things applications. It will provide a review of the state of the art Ultra-Low-Power (ULP) micro-controllers architecture, highlighting main challenges and perspectives, introducing the potential of exploiting parallelism in this field currently dominated by single issue processors.
Rossi, D., Loi, I., Pullini, A., Benini, L. (2017). Ultra-Low-Power Digital Architectures for the Internet of Things. Cham (ZG) : Springer International Publishing [10.1007/978-3-319-51482-6_3].
Ultra-Low-Power Digital Architectures for the Internet of Things
Rossi, Davide;Loi, Igor;Pullini, Antonio;Benini, Luca
2017
Abstract
This chapter introduces the architectures implementing the digital processing platforms and control for Internet of things applications. It will provide a review of the state of the art Ultra-Low-Power (ULP) micro-controllers architecture, highlighting main challenges and perspectives, introducing the potential of exploiting parallelism in this field currently dominated by single issue processors.File in questo prodotto:
Eventuali allegati, non sono esposti
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.