CRIS Current Research Information System

ROSSI, DANIELE
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 4.859
EU - Europa 1.948
AS - Asia 834
AF - Africa 108
SA - Sud America 12
OC - Oceania 4
Continente sconosciuto - Info sul continente non disponibili 1
Totale 7.766
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 4.856
GB - Regno Unito 602
CN - Cina 338
DE - Germania 249
UA - Ucraina 244
SG - Singapore 238
SE - Svezia 237
IT - Italia 210
VN - Vietnam 135
IN - India 93
RU - Federazione Russa 90
FR - Francia 86
IE - Irlanda 65
BG - Bulgaria 45
ZA - Sudafrica 45
TG - Togo 44
EE - Estonia 42
CH - Svizzera 19
SC - Seychelles 15
JP - Giappone 12
BE - Belgio 10
GR - Grecia 10
BR - Brasile 7
FI - Finlandia 7
DK - Danimarca 5
NL - Olanda 5
HK - Hong Kong 4
PL - Polonia 4
CA - Canada 3
CI - Costa d'Avorio 3
CZ - Repubblica Ceca 3
MY - Malesia 3
PT - Portogallo 3
SI - Slovenia 3
AL - Albania 2
AR - Argentina 2
AU - Australia 2
CL - Cile 2
ES - Italia 2
LA - Repubblica Popolare Democratica del Laos 2
NZ - Nuova Zelanda 2
RO - Romania 2
A2 - ???statistics.table.value.countryCode.A2??? 1
AM - Armenia 1
BD - Bangladesh 1
BO - Bolivia 1
HR - Croazia 1
ID - Indonesia 1
IR - Iran 1
KR - Corea 1
KW - Kuwait 1
LB - Libano 1
MA - Marocco 1
NO - Norvegia 1
PK - Pakistan 1
SA - Arabia Saudita 1
SK - Slovacchia (Repubblica Slovacca) 1
Totale 7.766
Salva come PNG Salva come JPEG
Città #
Ann Arbor 1.955
Southend 520
Fairfield 414
Ashburn 265
Wilmington 252
Chandler 242
Singapore 211
Woodbridge 202
Santa Clara 182
Seattle 178
Jacksonville 172
Houston 141
Cambridge 133
Princeton 126
Dong Ket 93
Boardman 73
Dublin 63
Padova 55
Westminster 55
Nanjing 52
Lomé 44
Sofia 44
Saint Petersburg 38
Berlin 35
Mülheim 34
Bologna 33
Medford 31
Shenyang 29
Beijing 27
Hebei 26
Jinan 26
San Diego 22
Washington 19
Changsha 17
Milan 17
Mahé 15
Tianjin 15
Bern 14
Nanchang 12
Tokyo 12
Verona 10
Brussels 9
Jiaxing 9
Los Angeles 9
Zhengzhou 9
Hangzhou 8
Norwalk 8
Taiyuan 8
Des Moines 7
Lanzhou 7
Olalla 7
Redwood City 7
San Venanzo 7
Dearborn 6
Fuzhou 6
Guangzhou 6
Helsinki 6
Shanghai 6
São Paulo 6
Fremont 5
Kunming 5
New York 5
Ningbo 5
Taizhou 5
Costa Mesa 4
Dallas 4
Haikou 4
Phoenix 4
San Francisco 4
Abidjan 3
Amsterdam 3
Chongqing 3
Falls Church 3
Las Vegas 3
London 3
Modena 3
Paris 3
San Jose 3
Toronto 3
Wuhan 3
Atlanta 2
Boston 2
Brindisi 2
Bühl 2
Chicago 2
Ferrara 2
Foshan 2
Frankfurt Am Main 2
Kuala Lumpur 2
Lausanne 2
Lodz 2
Muizenberg 2
Pisa 2
Plauen 2
Qingdao 2
Redmond 2
Suzhou 2
Tallinn 2
Tappahannock 2
Tirana 2
Totale 6.153
Salva come PNG Salva come JPEG
Nome #
Accurate Linear Model for SET Critical Charge Estimation 191
Low Cost and High Speed Embedded Two-Rail Code Checker 185
Self-Checking Voter for High Speed TMR Systems 182
Model for Transient Fault Susceptibility of Combinational Circuits 181
Self-Checking Monitor for NBTI Due Degradation 172
Clock Faults Induced Min and Max Delay Violations 172
Checker No-Harm Alarms and Design Approaches to Tolerate Them 162
New ECC for Crosstalk Effect Minimization 161
High-Performance Robust Latches 160
Checker No-Harm Alarm Robustness 156
Low Cost and Low Intrusive Approach to Test On-Line the Scheduler of High Performance Microprocessors 156
Low-Cost and High-Reduction Approaches for Power Droop during Launch-On-Shift Scan-Based Logic BIST 156
Exploiting ECC Redundancy to Minimize Crosstalk Impact 154
Can Clock Faults Be Detected Through Functional Test ? 154
Impact of Aging Phenomena on Latches’ Robustness 154
Impact of Aging Phenomena on Soft Error Susceptibility 153
Multiple Transient Faults in Logic: An Issue for Next Generation ICs? 152
Faults Affecting Energy-Harvesting Circuits of Self-Powered Wireless Sensors and Their Possible Concurrent Detection 152
Power droop reduction during Launch-On-Shift scan-based logic BIST 150
Analysis of the Impact of Bus Implemented EDCs on On-Chip SSN 147
Novel Approach to Reduce Power Droop During Scan-Based Logic BIST 144
Novel High Speed Robust Latch 144
Fast and Low-Cost Clock Deskew Buffer 143
Path (Min) delay Faults and Their Impact on Self-Checking Circuits' Operation 142
Error correcting code analysis for cache memory high reliability and performance 142
On-Transistor Level Gate Sizing for Increased Robustness to Transient Faults 142
Transient Fault and Soft Error On-Die Monitoring Scheme 140
Model for Thermal Behavior of Shaded Photovoltaic Cells Under Hot-Spot Condition 140
Impact of Bias Temperature Instability on Soft Error Susceptibility 140
Won't On-Chip Clock Calibration Guarantee Performance Boost and Product Quality? 138
Function Inherent Code Checking: A New Low Cost On-Line Testing Approach for High Performance Microprocessor Control Logic 138
High-reliability Fault Tolerant Digital Systems in Nanometric Technologies: Characterization and Design Methodologies 138
A Novel Dual-Walled CNT Bus Architecture with Reduced Cross-Coupling Features 136
Faults Affecting the Control Blocks of PV Arrays and Techniques for Their Concurrent Detection 136
Configurable Error Control Scheme for NoC Signal Integrity 135
Power Consumption of Fault Tolerant Busses 135
Low Cost Concurrent Error Detection Strategy for the Control Logic of High Performance Microprocessors and Its Application to the Instruction Decoder 135
Novel Low-Cost Aging Sensor 135
Modeling and Detection of Hotspot in Shaded Photovoltaic Cells 135
Coding Techniques for Low Switching Noise in Fault Tolerant Busses 134
Modeling Crosstalk Effects in CNT Bus Architectures 134
Low Cost NBTI Degradation Detection and Masking Approaches 133
Low-Cost On-Chip Clock Jitter Measurement Scheme 130
New High Speed CMOS Self-Checking Voter 129
Low-Cost and Highly Reliable Detector for Transient and Crosstalk Faults Affecting FPGA Interconnects 129
Latch Susceptibility to Transient Faults and New Hardening Approach 129
Simultaneous Switching Noise Analysis: The Relation Between Bus Layout and Coding 127
The Other Side of the Timing Equation: a Result of Clock Faults 125
Impact of ECCs on Simultaneously Switching Output Noise for On-Chip Busses of High Reliability Systems 124
Risks for Signal Integrity in System in Package and Possible Remedies 123
Polynomial Based Key Distribution Scheme for WPAN 118
Polynomial Based Key Distribution Scheme for WPAN 118
Cryptanalysis of Simplified-AES Encrypted Communication 105
Low Cost Scheme for On-Line Skew Compensation 98
Resistive Crossbar Switching Networks to Implement Inherently Fault Tolerant Nano LUTs 97
Totale 7.841
Salva come PNG Salva come JPEG
Categoria #
all - tutte 17.556
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 17.556
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/20201.101 0 0 0 0 0 175 203 256 221 115 55 76
2020/2021962 229 80 37 38 10 93 10 64 97 39 73 192
2021/20222.786 77 20 407 341 346 278 290 302 307 80 146 192
2022/2023933 136 136 51 138 57 82 37 45 143 7 72 29
2023/2024301 18 42 27 16 36 104 8 6 5 23 4 12
2024/2025594 70 127 65 43 287 2 0 0 0 0 0 0
Totale 7.841