We propose a low cost and low intrusive approach to test on line the scheduler of high performance microprocessors. Differently from traditional approaches, it is based on looking for the information redundancy that the scheduler inherently has due to its performed functionality, rather than adding such a redundancy for on line test purposes.
D. Rossi, M. Omaña, G. Berghella, C. Metra, A. Jas, T. Chandra, et al. (2010). Low Cost and Low Intrusive Approach to Test On-Line the Scheduler of High Performance Microprocessors. NEW YORK : N.M. Amato, H. Franke, P.H.J. Kelly [10.1145/1787275.1787309].
Low Cost and Low Intrusive Approach to Test On-Line the Scheduler of High Performance Microprocessors
ROSSI, DANIELE;OMANA, MARTIN EUGENIO;METRA, CECILIA;
2010
Abstract
We propose a low cost and low intrusive approach to test on line the scheduler of high performance microprocessors. Differently from traditional approaches, it is based on looking for the information redundancy that the scheduler inherently has due to its performed functionality, rather than adding such a redundancy for on line test purposes.File in questo prodotto:
Eventuali allegati, non sono esposti
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
