Multiple Transient Faults in Logic: An Issue for Next Generation ICs?