Sfoglia per Autore
Optimizing memory bandwidth exploitation for OpenVX applications on embedded many-core accelerators
2018 Tagliavini, Giuseppe; Haugou, Germain; Marongiu, Andrea; Benini, Luca
Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA
2019 Tagliavini G.; MacH S.; Rossi D.; Marongiu A.; Benini L.
BioWolf: A Sub-10-mW 8-Channel Advanced Brain-Computer Interface Platform with a Nine-Core Processor and BLE Connectivity
2019 Kartsch V.; Tagliavini G.; Guermandi M.; Benatti S.; Rossi D.; Benini L.
Mr.Wolf: An Energy-Precision Scalable Parallel Ultra Low Power SoC for IoT Edge Processing
2019 Pullini A.; Rossi D.; Loi I.; Tagliavini G.; Benini L.
A mixed-precision RISC-V processor for extreme-edge DNN inference
2020 Ottavi G.; Garofalo A.; Tagliavini G.; Conti F.; Benini L.; Rossi D.
Combining learning and optimization for transprecision computing
2020 Borghesi, Andrea; Tagliavini, Giuseppe; Lombardi, Michele; Benini, Luca; Milano, Michela
Enabling mixed-precision quantized neural networks in extreme-edge devices
2020 Nazareno Bruschi, Angelo Garofalo, Francesco Conti, Giuseppe Tagliavini, Davide Rossi
XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions
2020 Garofalo, Angelo; Tagliavini, Giuseppe; Conti, Francesco; Rossi, Davide; Benini, Luca
TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE
2020 Prasad, Rohit; Das, Satyajit; Martin, Kevin J. M.; Tagliavini, Giuseppe; Coussy, Philippe; Benini, Luca; Rossi, Davide
FlexFloat: A Software Library for Transprecision Computing
2020 Tagliavini, Giuseppe; Marongiu, Andrea; Benini, Luca
4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up from MRAM-Based State-Retentive Sleep Mode
2021 Rossi D.; Conti F.; Eggiman M.; Mach S.; Mauro A.D.; Guermandi M.; Tagliavini G.; Pullini A.; Loi I.; Chen J.; Flamand E.; Benini L.
GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors
2021 Bruschi, Nazareno; Haugou, Germain; Tagliavini, Giuseppe; Conti, Francesco; Benini, Luca; Rossi, Davide
Energy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters
2021 Florian Glaser; Giuseppe Tagliavini; Davide Rossi; Germain Haugoug; Qiuting Huang; Luca Benini
A 1.15 TOPS/W, 16-Cores Parallel Ultra-Low Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode
2021 Garofalo A.; Ottavi G.; Di Mauro A.; Conti F.; Tagliavini G.; Benini L.; Rossi D.
Source Code Classification for Energy Efficiency in Parallel Ultra Low-Power Microcontrollers
2021 Parisi E.; Barchi F.; Bartolini A.; Tagliavini G.; Acquaviva A.
DORY: Automatic End-to-End Deployment of Real-World DNNs on Low-Cost IoT MCUs
2021 Burrello, Alessio; Garofalo, Angelo; Bruschi, Nazareno; Tagliavini, Giuseppe; Rossi, Davide; Conti, Francesco
Towards Long-term Non-invasive Monitoring for Epilepsy via Wearable EEG Devices
2021 Ingolfsson T.M.; Cossettini A.; Wang X.; Tabanelli E.; Tagliavini G.; Ryvlin P.; Benini L.; Benatti S.
Efficient Transform Algorithms for Parallel Ultra-Low-Power IoT End Nodes
2021 Mazzoni B.; Benatti S.; Benini L.; Tagliavini G.
Streamlining the OpenMP Programming Model on Ultra-Low-Power Multi-core MCUs
2021 Montagna, Fabio; Tagliavini, Giuseppe; Rossi, Davide; Garofalo, Angelo; Benini, Luca
XpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Networks on RISC-V Based IoT End Nodes
2021 Garofalo A.; Tagliavini G.; Conti F.; Benini L.; Rossi D.
Titolo | Autore(i) | Anno | Periodico | Editore | Tipo | File |
---|---|---|---|---|---|---|
Optimizing memory bandwidth exploitation for OpenVX applications on embedded many-core accelerators | Tagliavini, Giuseppe; Haugou, Germain; Marongiu, Andrea; Benini, Luca | 2018-01-01 | JOURNAL OF REAL-TIME IMAGE PROCESSING | - | 1.01 Articolo in rivista | - |
Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA | Tagliavini G.; MacH S.; Rossi D.; Marongiu A.; Benini L. | 2019-01-01 | - | Institute of Electrical and Electronics Engineers Inc. (IEEE) | 4.01 Contributo in Atti di convegno | DATE19-isaext-IRIS.pdf |
BioWolf: A Sub-10-mW 8-Channel Advanced Brain-Computer Interface Platform with a Nine-Core Processor and BLE Connectivity | Kartsch V.; Tagliavini G.; Guermandi M.; Benatti S.; Rossi D.; Benini L. | 2019-01-01 | IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS | - | 1.01 Articolo in rivista | - |
Mr.Wolf: An Energy-Precision Scalable Parallel Ultra Low Power SoC for IoT Edge Processing | Pullini A.; Rossi D.; Loi I.; Tagliavini G.; Benini L. | 2019-01-01 | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - | 1.01 Articolo in rivista | WOLF.pdf |
A mixed-precision RISC-V processor for extreme-edge DNN inference | Ottavi G.; Garofalo A.; Tagliavini G.; Conti F.; Benini L.; Rossi D. | 2020-01-01 | - | IEEE Computer Society | 4.01 Contributo in Atti di convegno | ISVLSI_STATUS_BASED.pdf |
Combining learning and optimization for transprecision computing | Borghesi, Andrea; Tagliavini, Giuseppe; Lombardi, Michele; Benini, Luca; Milano, Michela | 2020-01-01 | - | - | 4.01 Contributo in Atti di convegno | Combining Learning and Optimization for Transprecision.pdf |
Enabling mixed-precision quantized neural networks in extreme-edge devices | Nazareno Bruschi, Angelo Garofalo, Francesco Conti, Giuseppe Tagliavini, Davide Rossi | 2020-01-01 | - | Association for Computing Machinery, Inc | 4.01 Contributo in Atti di convegno | Enabling_Mixed_Precision_Quantized_Neural_Networks_in_Extreme_Edge_Devices.pdf |
XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions | Garofalo, Angelo; Tagliavini, Giuseppe; Conti, Francesco; Rossi, Davide; Benini, Luca | 2020-01-01 | - | Institute of Electrical and Electronics Engineers Inc. (IEEE) | 4.01 Contributo in Atti di convegno | XpulpNN_DATE_2020 (3).pdf |
TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE | Prasad, Rohit; Das, Satyajit; Martin, Kevin J. M.; Tagliavini, Giuseppe; Coussy, Philippe; Benini..., Luca; Rossi, Davide | 2020-01-01 | - | Institute of Electrical and Electronics Engineers Inc. (IEEE) | 4.01 Contributo in Atti di convegno | IPA_SFU_DATE_20.pdf |
FlexFloat: A Software Library for Transprecision Computing | Tagliavini, Giuseppe; Marongiu, Andrea; Benini, Luca | 2020-01-01 | IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | - | 1.01 Articolo in rivista | flexfloat-postprint.pdf |
4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up from MRAM-Based State-Retentive Sleep Mode | Rossi D.; Conti F.; Eggiman M.; Mach S.; Mauro A.D.; Guermandi M.; Tagliavini G.; Pullini A.; Loi... I.; Chen J.; Flamand E.; Benini L. | 2021-01-01 | - | Institute of Electrical and Electronics Engineers Inc. | 4.01 Contributo in Atti di convegno | 09365939.pdf; paper_proofread_d.pdf |
GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors | Bruschi, Nazareno; Haugou, Germain; Tagliavini, Giuseppe; Conti, Francesco; Benini, Luca; Rossi, ...Davide | 2021-01-01 | - | IEEE | 4.01 Contributo in Atti di convegno | GVSOC_ICCD_2021_redux.pdf |
Energy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters | Florian Glaser; Giuseppe Tagliavini; Davide Rossi; Germain Haugoug; Qiuting Huang; Luca Benini | 2021-01-01 | IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS | - | 1.01 Articolo in rivista | GlaserTC2020_postprint.pdf |
A 1.15 TOPS/W, 16-Cores Parallel Ultra-Low Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode | Garofalo A.; Ottavi G.; Di Mauro A.; Conti F.; Tagliavini G.; Benini L.; Rossi D. | 2021-01-01 | - | Institute of Electrical and Electronics Engineers Inc. | 4.01 Contributo in Atti di convegno | DUSTIN_REDUX.pdf |
Source Code Classification for Energy Efficiency in Parallel Ultra Low-Power Microcontrollers | Parisi E.; Barchi F.; Bartolini A.; Tagliavini G.; Acquaviva A. | 2021-01-01 | - | Institute of Electrical and Electronics Engineers Inc. | 4.01 Contributo in Atti di convegno | p2021_source_code_classification.pdf |
DORY: Automatic End-to-End Deployment of Real-World DNNs on Low-Cost IoT MCUs | Burrello, Alessio; Garofalo, Angelo; Bruschi, Nazareno; Tagliavini, Giuseppe; Rossi, Davide; Cont...i, Francesco | 2021-01-01 | IEEE TRANSACTIONS ON COMPUTERS | - | 1.01 Articolo in rivista | 2008.0127pp.pdf |
Towards Long-term Non-invasive Monitoring for Epilepsy via Wearable EEG Devices | Ingolfsson T.M.; Cossettini A.; Wang X.; Tabanelli E.; Tagliavini G.; Ryvlin P.; Benini L.; Benat...ti S. | 2021-01-01 | - | Institute of Electrical and Electronics Engineers Inc. | 4.01 Contributo in Atti di convegno | main.pdf |
Efficient Transform Algorithms for Parallel Ultra-Low-Power IoT End Nodes | Mazzoni B.; Benatti S.; Benini L.; Tagliavini G. | 2021-01-01 | IEEE EMBEDDED SYSTEMS LETTERS | - | 1.01 Articolo in rivista | ESL_transforms_FINAL.pdf |
Streamlining the OpenMP Programming Model on Ultra-Low-Power Multi-core MCUs | Montagna, Fabio; Tagliavini, Giuseppe; Rossi, Davide; Garofalo, Angelo; Benini, Luca | 2021-01-01 | - | Springer | 4.01 Contributo in Atti di convegno | ARCS_2021_OMP_postprint.pdf |
XpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Networks on RISC-V Based IoT End Nodes | Garofalo A.; Tagliavini G.; Conti F.; Benini L.; Rossi D. | 2021-01-01 | IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING | - | 1.01 Articolo in rivista | XpulpNN_journal_redux.pdf |
Legenda icone
- file ad accesso aperto
- file disponibili sulla rete interna
- file disponibili agli utenti autorizzati
- file disponibili solo agli amministratori
- file sotto embargo
- nessun file disponibile