A combined experimental and simulation analysis of the degradation mechanisms induced by hot carriers in a silicon-based split-gate n-channel LDMOS transistor featuring an STI structure is reported. In this regime, electrons can gain sufficient kinetic energy necessary to create charged traps at the silicon/oxide interface, thus inducing device degradation and causing the shift of the electrical parameters of the device. In particular, the on-resistance degradation in linear regime has been experimentally characterized at different stress conditions and at room temperature. The hot-carrier degradation has been reproduced in the frame of TCAD simulations by using physical-based models aimed at reproducing the degradation kinetics. An investigation of the electron distribution function at different stress conditions and its dependence on the split-gate bias is carried out achieving a quantitative understanding of the role played by hot electrons in the hot-carrier degradation mechanisms of the device under test.

TCAD simulation of hot-carrier stress degradation in split-gate n-channel STI-LDMOS transistors / Giuliano F.; Magnone P.; Pistollato S.; Tallarico A.N.; Reggiani S.; Fiegna C.; Depetro R.; Rossetti M.; Croce G.. - In: MICROELECTRONICS RELIABILITY. - ISSN 0026-2714. - ELETTRONICO. - 109:(2020), pp. 113643.1-113643.5. [10.1016/j.microrel.2020.113643]

TCAD simulation of hot-carrier stress degradation in split-gate n-channel STI-LDMOS transistors

Giuliano F.
;
Magnone P.;Tallarico A. N.;Reggiani S.;Fiegna C.;
2020

Abstract

A combined experimental and simulation analysis of the degradation mechanisms induced by hot carriers in a silicon-based split-gate n-channel LDMOS transistor featuring an STI structure is reported. In this regime, electrons can gain sufficient kinetic energy necessary to create charged traps at the silicon/oxide interface, thus inducing device degradation and causing the shift of the electrical parameters of the device. In particular, the on-resistance degradation in linear regime has been experimentally characterized at different stress conditions and at room temperature. The hot-carrier degradation has been reproduced in the frame of TCAD simulations by using physical-based models aimed at reproducing the degradation kinetics. An investigation of the electron distribution function at different stress conditions and its dependence on the split-gate bias is carried out achieving a quantitative understanding of the role played by hot electrons in the hot-carrier degradation mechanisms of the device under test.
2020
TCAD simulation of hot-carrier stress degradation in split-gate n-channel STI-LDMOS transistors / Giuliano F.; Magnone P.; Pistollato S.; Tallarico A.N.; Reggiani S.; Fiegna C.; Depetro R.; Rossetti M.; Croce G.. - In: MICROELECTRONICS RELIABILITY. - ISSN 0026-2714. - ELETTRONICO. - 109:(2020), pp. 113643.1-113643.5. [10.1016/j.microrel.2020.113643]
Giuliano F.; Magnone P.; Pistollato S.; Tallarico A.N.; Reggiani S.; Fiegna C.; Depetro R.; Rossetti M.; Croce G.
File in questo prodotto:
File Dimensione Formato  
TCAD simulation POST PRINT.pdf

accesso aperto

Tipo: Postprint
Licenza: Licenza per Accesso Aperto. Creative Commons Attribuzione - Non commerciale - Non opere derivate (CCBYNCND)
Dimensione 1.15 MB
Formato Adobe PDF
1.15 MB Adobe PDF Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11585/786004
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 4
  • ???jsp.display-item.citation.isi??? 3
social impact