Theoretical Analysis of the Vertical LOCOS DMOS Transistor with Process-Induced Stress Enhancement