We report for the first time a quantum mechanical simulation study of gate capacitance components in aggressively scaled InAs Tunnel Field-Effect Transistor (TFET) nanowires. It will be shown that the gate-drain capacitance follows the same trend as the total gate capacitance (but with smaller values) over the whole Vgs range, hence confirming the capacitance estimation provided by semiclassical TCAD tools from a qualitative point of view. However, we find that the gate capacitance exhibits a nonmonotonic behavior as a function of the gate voltage, with plateaus and bumps, depending on the amount of energy quantization determined by the device cross-sectional size, and the position of channel-conduction subbands relative to the Fermi level in the drain contact. From this point of view, semiclassical TCAD tools seem to be inaccurate for capacitance estimation in aggressively scaled TFET devices.

Baravelli, E., Gnani, E., Gnudi, A., Reggiani, S., Baccarani, G. (2014). Capacitance estimation for InAs Tunnel FETs by means of full-quantum k·p simulation [10.1109/ULIS.2014.6813895].

Capacitance estimation for InAs Tunnel FETs by means of full-quantum k·p simulation

BARAVELLI, EMANUELE;GNANI, ELENA;GNUDI, ANTONIO;REGGIANI, SUSANNA;BACCARANI, GIORGIO
2014

Abstract

We report for the first time a quantum mechanical simulation study of gate capacitance components in aggressively scaled InAs Tunnel Field-Effect Transistor (TFET) nanowires. It will be shown that the gate-drain capacitance follows the same trend as the total gate capacitance (but with smaller values) over the whole Vgs range, hence confirming the capacitance estimation provided by semiclassical TCAD tools from a qualitative point of view. However, we find that the gate capacitance exhibits a nonmonotonic behavior as a function of the gate voltage, with plateaus and bumps, depending on the amount of energy quantization determined by the device cross-sectional size, and the position of channel-conduction subbands relative to the Fermi level in the drain contact. From this point of view, semiclassical TCAD tools seem to be inaccurate for capacitance estimation in aggressively scaled TFET devices.
2014
2014 15th International Conference on Ultimate Integration on Silicon (ULIS)
17
20
Baravelli, E., Gnani, E., Gnudi, A., Reggiani, S., Baccarani, G. (2014). Capacitance estimation for InAs Tunnel FETs by means of full-quantum k·p simulation [10.1109/ULIS.2014.6813895].
Baravelli, E.; Gnani, E.; Gnudi, A.; Reggiani, S.; Baccarani, G.
File in questo prodotto:
Eventuali allegati, non sono esposti

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11585/463578
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 2
  • ???jsp.display-item.citation.isi??? 2
social impact