New Approaches for Power Binning of High Performance Microprocessors