Area and Power Modeling for Networks-on-Chip with Layout Awareness