Supporting vertical links for 3D networks on chip: toward an automated design and analysis flow