Circuit variabilityhasadverseconsequencesondesignpredictabilityandyieldinNanometerCMOS. Post-fabricationtuningapproacheshavebeentargetedinanumberofrecentworkstomitigatethis problem.AdaptiveBodyBias(ABB)isoneofthemostsuccessfultuningknobsinusetodayinhigh- performancecustomdesign.Throughforwardbodybias(FBB),thethresholdvoltageoftheCMOS devices canbereducedafterfabricationtobringtheslowdiesbackwithintherangeofacceptable specs. FBBisusuallyappliedwithaverycoarsegranularityatthepriceofasignificantlyincreased leakagepower.Weproposeanovel,fine-grainedFBBschemeonrow-basedstandardcelllayoutthat enablesselectiveforwardbodybiasingofthoserowsthatcontainmosttimingcriticalgates,thereby reducingleakagepoweroverhead.Thisstyleisfullycompatiblewithstate-of-the-artcommercial physicaldesignflowsandimposesminimalareablow-up.Itcanbeappliedwithoutanyplacement disruptiononafullyplaceddesign.Benchmarkresultsshowlargeleakagepowersavingswitha maximumsavingsof61%incaseof18%compensationin45nmand93%incaseof10%compensation in 32nmwithrespecttoblock-levelapproaches

M. R. Kakoee, A. Sathanur, A. Pullini, L. Benini (2012). Row-based FBB: A design-time optimization for post-silicon tunable circuits. MICROELECTRONICS JOURNAL, 43(7), 456-465 [10.1016/j.mejo.2012.04.001].

Row-based FBB: A design-time optimization for post-silicon tunable circuits

KAKOEE, MOHAMMAD REZA;PULLINI, ANTONIO;BENINI, LUCA
2012

Abstract

Circuit variabilityhasadverseconsequencesondesignpredictabilityandyieldinNanometerCMOS. Post-fabricationtuningapproacheshavebeentargetedinanumberofrecentworkstomitigatethis problem.AdaptiveBodyBias(ABB)isoneofthemostsuccessfultuningknobsinusetodayinhigh- performancecustomdesign.Throughforwardbodybias(FBB),thethresholdvoltageoftheCMOS devices canbereducedafterfabricationtobringtheslowdiesbackwithintherangeofacceptable specs. FBBisusuallyappliedwithaverycoarsegranularityatthepriceofasignificantlyincreased leakagepower.Weproposeanovel,fine-grainedFBBschemeonrow-basedstandardcelllayoutthat enablesselectiveforwardbodybiasingofthoserowsthatcontainmosttimingcriticalgates,thereby reducingleakagepoweroverhead.Thisstyleisfullycompatiblewithstate-of-the-artcommercial physicaldesignflowsandimposesminimalareablow-up.Itcanbeappliedwithoutanyplacement disruptiononafullyplaceddesign.Benchmarkresultsshowlargeleakagepowersavingswitha maximumsavingsof61%incaseof18%compensationin45nmand93%incaseof10%compensation in 32nmwithrespecttoblock-levelapproaches
2012
M. R. Kakoee, A. Sathanur, A. Pullini, L. Benini (2012). Row-based FBB: A design-time optimization for post-silicon tunable circuits. MICROELECTRONICS JOURNAL, 43(7), 456-465 [10.1016/j.mejo.2012.04.001].
M. R. Kakoee; A. Sathanur; A. Pullini; L. Benini
File in questo prodotto:
Eventuali allegati, non sono esposti

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11585/132898
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact