Energy-Efficient Two-level Instruction Cache Design for an Ultra-Low-Power Multi-core Cluster