Lateral size effects on surface-roughness limited mobility in silicon nanowire FETs are analyzed by means of a full-quantum 3-D self-consistent simulation. A statistical analysis is carried out by considering different realizations of the potential roughness at the Si-SiO_2 interfaces. Nanowires with lateral sections varying from 3x3 to 7x7 nm^2 are considered. Effective mobility is computed by evaluating the electron density in a reducd channel region to eliminate parasitic effects from the contacts. It si found that transport in wires with the smallest section is dominated by scattering due to the potential fluctuations, resulting in a larger standard deviation of the effective mobility, whereas it is dominated by transverse-mode coupling in wires with larger section, resulting in a stronger influence of surface roughness at high gate voltages.

S. Poli, M.G. Pala, T. Poiroux, S. Deleonibus, G. Baccarani (2008). Size Dependence of Surface-Roughness Limited Mobility in Silicon Nanowire FETs. IEEE TRANSACTIONS ON ELECTRON DEVICES, 55, 2968-2976 [10.1109/TED.2008.2005164].

Size Dependence of Surface-Roughness Limited Mobility in Silicon Nanowire FETs

POLI, STEFANO;BACCARANI, GIORGIO
2008

Abstract

Lateral size effects on surface-roughness limited mobility in silicon nanowire FETs are analyzed by means of a full-quantum 3-D self-consistent simulation. A statistical analysis is carried out by considering different realizations of the potential roughness at the Si-SiO_2 interfaces. Nanowires with lateral sections varying from 3x3 to 7x7 nm^2 are considered. Effective mobility is computed by evaluating the electron density in a reducd channel region to eliminate parasitic effects from the contacts. It si found that transport in wires with the smallest section is dominated by scattering due to the potential fluctuations, resulting in a larger standard deviation of the effective mobility, whereas it is dominated by transverse-mode coupling in wires with larger section, resulting in a stronger influence of surface roughness at high gate voltages.
2008
S. Poli, M.G. Pala, T. Poiroux, S. Deleonibus, G. Baccarani (2008). Size Dependence of Surface-Roughness Limited Mobility in Silicon Nanowire FETs. IEEE TRANSACTIONS ON ELECTRON DEVICES, 55, 2968-2976 [10.1109/TED.2008.2005164].
S. Poli; M.G. Pala; T. Poiroux; S. Deleonibus; G. Baccarani
File in questo prodotto:
Eventuali allegati, non sono esposti

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11585/65808
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 75
  • ???jsp.display-item.citation.isi??? 67
social impact