The OpenRISC processor core, featuring a flat pipeline and a low area footprint has been integrated in a multi-core ultra-low power (ULP) cluster with a shared multi-banked memory to exploit parallelism in the near-threshold regime. The micro-architecture has been optimized to support a shared L1 memory and to achieve a high value of instructions per cycle (IPC) per core. The proposed architecture achieves IPC results in the range of 0.88 and 1 in a set of benchmark applications which is an improvement of up to 83% with respect to the original OpenRISC implementation. Implemented in 28nm FDSOI technology, the proposed design achieves 177 MOPS when supplied at 0.6V near-threshold voltage. The energy efficiency at this workload is 90.07 MOPS/mW which is an improvement of 50% with respect to what can be achieved with an OpenRISC cluster based on the original micro-architecture.

Customizing an open source processor to fit in an ultra-low power cluster with a shared L1 memory / Gautschi, Michael; Rossi, Davide; Benini, Luca. - STAMPA. - (2014), pp. 87-88. (Intervento presentato al convegno 24th Great Lakes Symposium on VLSI, GLSVLSI 2014 tenutosi a Houston, TX, usa nel 2014) [10.1145/2591513.2591569].

Customizing an open source processor to fit in an ultra-low power cluster with a shared L1 memory

ROSSI, DAVIDE;BENINI, LUCA
2014

Abstract

The OpenRISC processor core, featuring a flat pipeline and a low area footprint has been integrated in a multi-core ultra-low power (ULP) cluster with a shared multi-banked memory to exploit parallelism in the near-threshold regime. The micro-architecture has been optimized to support a shared L1 memory and to achieve a high value of instructions per cycle (IPC) per core. The proposed architecture achieves IPC results in the range of 0.88 and 1 in a set of benchmark applications which is an improvement of up to 83% with respect to the original OpenRISC implementation. Implemented in 28nm FDSOI technology, the proposed design achieves 177 MOPS when supplied at 0.6V near-threshold voltage. The energy efficiency at this workload is 90.07 MOPS/mW which is an improvement of 50% with respect to what can be achieved with an OpenRISC cluster based on the original micro-architecture.
2014
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
87
88
Customizing an open source processor to fit in an ultra-low power cluster with a shared L1 memory / Gautschi, Michael; Rossi, Davide; Benini, Luca. - STAMPA. - (2014), pp. 87-88. (Intervento presentato al convegno 24th Great Lakes Symposium on VLSI, GLSVLSI 2014 tenutosi a Houston, TX, usa nel 2014) [10.1145/2591513.2591569].
Gautschi, Michael; Rossi, Davide; Benini, Luca
File in questo prodotto:
Eventuali allegati, non sono esposti

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11585/525156
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 20
  • ???jsp.display-item.citation.isi??? 12
social impact