Fault secureness need for next generation high performance microprocessor design for testability structures