3D System on chip memory interface based on modeled capacitive coupling interconnections