This article introduces an open-source, low-latency Network-on-Chip (NoC) designed to tackle bandwidth challenges faced by traditional narrow and serialized NoCs. The authors demonstrate the effectiveness of wide channels by integrating a 5 × 5 router and links within a 9-core compute cluster using 12-nm FinFet technology.
Fischer, T., Rogenmoser, M., Cavalcante, M., Gürkaynak, F.K., Benini, L. (2023). FlooNoC: A Multi-Tb/s Wide NoC for Heterogeneous AXI4 Traffic. IEEE DESIGN & TEST, 40(6), 7-17 [10.1109/MDAT.2023.3306720].
FlooNoC: A Multi-Tb/s Wide NoC for Heterogeneous AXI4 Traffic
Benini, Luca
2023
Abstract
This article introduces an open-source, low-latency Network-on-Chip (NoC) designed to tackle bandwidth challenges faced by traditional narrow and serialized NoCs. The authors demonstrate the effectiveness of wide channels by integrating a 5 × 5 router and links within a 9-core compute cluster using 12-nm FinFet technology.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
FlooNoC.pdf
accesso aperto
Tipo:
Postprint / Author's Accepted Manuscript (AAM) - versione accettata per la pubblicazione dopo la peer-review
Licenza:
Licenza per Accesso Aperto. Creative Commons Attribuzione (CCBY)
Dimensione
2.4 MB
Formato
Adobe PDF
|
2.4 MB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
