Low Leakage Design of LUT-based FPGAs