Design of an open-source bridge between non-coherent burst-based and coherent cache-line-based memory systems