Power management is a crucial concern in micro-controller platforms for the Internet of Things (IoT) edge. Many applications present a variable and difficult to predict workload profile, usually driven by external inputs. The dynamic tuning of power consumption to the application requirements is indeed a viable approach to save energy. In this paper, we propose the implementation of a power management strategy for a novel low-cost low-power heterogeneous dual-core SoC for IoT edge fabricated in 28 nm FD-SOI technology. Ss with more complex power management policies implemented on high-end application processors, we propose a power management strategy where the power mode is dynamically selected to ensure user-specified target idleness. We demonstrate that the dynamic power mode selection introduced by our power manager allows achieving more than 43% power consumption reduction with respect to static worst-case power mode selection, without any significant penalty in the performance of a running application.
Mauro A.D., Fatemi H., de Gyvez J.P., Benini L. (2020). Idleness-aware dynamic power mode selection on the i.Mx 7ULP iot edge processor. JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 10(2), 1-8 [10.3390/jlpea10020019].
Idleness-aware dynamic power mode selection on the i.Mx 7ULP iot edge processor
Benini L.
2020
Abstract
Power management is a crucial concern in micro-controller platforms for the Internet of Things (IoT) edge. Many applications present a variable and difficult to predict workload profile, usually driven by external inputs. The dynamic tuning of power consumption to the application requirements is indeed a viable approach to save energy. In this paper, we propose the implementation of a power management strategy for a novel low-cost low-power heterogeneous dual-core SoC for IoT edge fabricated in 28 nm FD-SOI technology. Ss with more complex power management policies implemented on high-end application processors, we propose a power management strategy where the power mode is dynamically selected to ensure user-specified target idleness. We demonstrate that the dynamic power mode selection introduced by our power manager allows achieving more than 43% power consumption reduction with respect to static worst-case power mode selection, without any significant penalty in the performance of a running application.File | Dimensione | Formato | |
---|---|---|---|
Idleness-Aware Dynamic Power.pdf
accesso aperto
Descrizione: Articolo versione editoriale
Tipo:
Versione (PDF) editoriale
Licenza:
Creative commons
Dimensione
667.16 kB
Formato
Adobe PDF
|
667.16 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.