Optimizing Temporal Convolutional Network Inference on FPGA-Based Accelerators