Integrated task-scheduling and data-assignment to enable SDRAM power/performance trade-offs in dynamic applications