CRIS Current Research Information System
IRIS è la soluzione IT che facilita la raccolta e la gestione dei dati relativi alle attività e ai prodotti della ricerca. Fornisce a ricercatori, amministratori e valutatori gli strumenti per monitorare i risultati della ricerca, aumentarne la visibilità e allocare in modo efficace le risorse disponibili.
EnglishArchitectural heterogeneity is a promising solution to overcome the utilization wall and provide Moore's Law-like performance scaling in future SoCs. However, heterogeneous architectures increase the size and complexity of the design space, and significant enhancements are required to tools and methodologies to explore this design space effectively. In this work, we describe an extension to the STMicroelectronics P2012 platform and simulation flow to support tightly-coupled shared memory HW processing elements (HWPE), we propose a methodology for the semi-automatic instantiation of HWPEs from a C program, and we explore several architectural variants on a set of computer vision benchmarks.
| Titolo: | He-P2012: Architectural heterogeneity exploration on a scalable many-core platform | |
| Autore/i: | CONTI, FRANCESCO; Pilkington, Chuck; MARONGIU, ANDREA; BENINI, LUCA | |
| Autore/i Unibo: | ||
| Anno: | 2014 | |
| Titolo del libro: | Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI | |
| Pagina iniziale: | 231 | |
| Pagina finale: | 232 | |
| Digital Object Identifier (DOI): | http://dx.doi.org/10.1145/2591513.2591553 | |
| Abstract: | Architectural heterogeneity is a promising solution to overcome the utilization wall and provide Moore's Law-like performance scaling in future SoCs. However, heterogeneous architectures increase the size and complexity of the design space, and significant enhancements are required to tools and methodologies to explore this design space effectively. In this work, we describe an extension to the STMicroelectronics P2012 platform and simulation flow to support tightly-coupled shared memory HW processing elements (HWPE), we propose a methodology for the semi-automatic instantiation of HWPEs from a C program, and we explore several architectural variants on a set of computer vision benchmarks. | |
| Data stato definitivo: | 17-dic-2015 | |
| Appare nelle tipologie: | 4.01 Contributo in Atti di convegno |
File in questo prodotto:
http://hdl.handle.net/11585/525139
Copyright © 2022