Thermal analysis and model identification techniques for a logic + WIDEIO stacked DRAM test chip