Synthesis of Predictable Networks-on-Chip Based Interconnect Architectures for Chip Multi-Processors