Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture