This study aims to understand the potential of buried Silicon-Germanium (SiGe) technology from the perspective of VLSI logic circuits exploiting aggressive dynamic voltage scaling. Appropriate circuit- and system-level metrics are extracted from wafer-level measurements on 45nm SiGe pMOSFETs with a high-k/metal gate stack and systematically benchmarked to Si channel devices. The comparative analysis shows that the SiGe technology has more efficient leakage-delay and dynamic energy-delay trade-offs at nominal supply. These advantages of SiGe VLSI circuits are further emphasized at low voltages. This demonstrates that SiGe VLSI circuits benefit from aggressive voltage scaling significantly more than Si circuits, thereby making SiGe pMOSFET a mature candidate to substitute Si transistor for VLSI system implementations in future technology nodes.

Experimental analysis of buried SiGe pMOSFETs from the perspective of aggressive voltage scaling / Crupi F. ; Alioto M. ; Franco J. ; Magnone P. ; Kaczer B. ; Groeseneken G. ; Mitard J. ; Witters L. ; Hoffmann T. Y. ;. - In: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS PROCEEDINGS. - ISSN 0271-4302. - STAMPA. - PP:(2011), pp. 5938049.2249-5938049.2252. [10.1109/ISCAS.2011.5938049]

Experimental analysis of buried SiGe pMOSFETs from the perspective of aggressive voltage scaling

MAGNONE, PAOLO;
2011

Abstract

This study aims to understand the potential of buried Silicon-Germanium (SiGe) technology from the perspective of VLSI logic circuits exploiting aggressive dynamic voltage scaling. Appropriate circuit- and system-level metrics are extracted from wafer-level measurements on 45nm SiGe pMOSFETs with a high-k/metal gate stack and systematically benchmarked to Si channel devices. The comparative analysis shows that the SiGe technology has more efficient leakage-delay and dynamic energy-delay trade-offs at nominal supply. These advantages of SiGe VLSI circuits are further emphasized at low voltages. This demonstrates that SiGe VLSI circuits benefit from aggressive voltage scaling significantly more than Si circuits, thereby making SiGe pMOSFET a mature candidate to substitute Si transistor for VLSI system implementations in future technology nodes.
2011
Experimental analysis of buried SiGe pMOSFETs from the perspective of aggressive voltage scaling / Crupi F. ; Alioto M. ; Franco J. ; Magnone P. ; Kaczer B. ; Groeseneken G. ; Mitard J. ; Witters L. ; Hoffmann T. Y. ;. - In: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS PROCEEDINGS. - ISSN 0271-4302. - STAMPA. - PP:(2011), pp. 5938049.2249-5938049.2252. [10.1109/ISCAS.2011.5938049]
Crupi F. ; Alioto M. ; Franco J. ; Magnone P. ; Kaczer B. ; Groeseneken G. ; Mitard J. ; Witters L. ; Hoffmann T. Y. ;
File in questo prodotto:
Eventuali allegati, non sono esposti

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11585/106858
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 1
  • ???jsp.display-item.citation.isi??? 1
social impact