A Method for Integrating Network-on-Chip Topologies with 3D ICs