A DRAM Centric NoC Architecture and Topology Design Approach