On the automatic synthesis of parallel SW from RTL models of hardware IPs