CRIS Current Research Information System
IRIS è la soluzione IT che facilita la raccolta e la gestione dei dati relativi alle attività e ai prodotti della ricerca. Fornisce a ricercatori, amministratori e valutatori gli strumenti per monitorare i risultati della ricerca, aumentarne la visibilità e allocare in modo efficace le risorse disponibili.
EnglishIn this paper we propose an innovative A/D architecture with the ability to acquire an input signal according to the recently introduced Compressed Sensing (CS) paradigm. The architecture relies on the hardware blocks already found in traditional successive-approximation-register (SAR) A/D converter, requiring only the addition of a limited number of switches. The capacitive array at the core of the circuit is used both by the SAR conversion algorithm and to realize the linear combination of consecutive signal samples, as required by the CS framework. The lack of additional active blocks allows for a remarkable saving in sampling energy with respect to published solutions. The role of some design parameters is investigated and solutions to ease the circuital implementation are analyzed.
| Titolo: | A Practical Architecture for SAR-based ADCs with Embedded Compressed Sensing Capabilities | |
| Autore/i: | Paolino C.; Pareschi F.; Mangia M.; Rovatti R.; Setti G. | |
| Autore/i Unibo: | ||
| Anno: | 2019 | |
| Titolo del libro: | PRIME 2019 - 15th Conference on Ph.D. Research in Microelectronics and Electronics, Proceedings | |
| Pagina iniziale: | 133 | |
| Pagina finale: | 136 | |
| Digital Object Identifier (DOI): | http://dx.doi.org/10.1109/PRIME.2019.8787816 | |
| Abstract: | In this paper we propose an innovative A/D architecture with the ability to acquire an input signal according to the recently introduced Compressed Sensing (CS) paradigm. The architecture relies on the hardware blocks already found in traditional successive-approximation-register (SAR) A/D converter, requiring only the addition of a limited number of switches. The capacitive array at the core of the circuit is used both by the SAR conversion algorithm and to realize the linear combination of consecutive signal samples, as required by the CS framework. The lack of additional active blocks allows for a remarkable saving in sampling energy with respect to published solutions. The role of some design parameters is investigated and solutions to ease the circuital implementation are analyzed. | |
| Data stato definitivo: | 2-mar-2020 | |
| Appare nelle tipologie: | 4.01 Contributo in Atti di convegno |
File in questo prodotto:
http://hdl.handle.net/11585/744453
Copyright © 2022