Design optimization and analysis of a synchronous reluctance machine for fault-tolerant applications