Modelling and Testing of Saturated Core Fault Current Limiter