The way of implementing an adaptive maximum power point tracking algorithm for photovoltaic (PV) applications in a field programmable gate array (FPGA) is described in this paper. A dual Kalman filter allows estimating the settling time of the whole system, including the PV source and the dc/dc converter controlling the operating point thereof, so that the tracking algorithm self adapts its parameters to the actual weather conditions. The real-Time identification need of this application requires an FPGA platform, so that the intrinsic algorithm parallelism is exploited and the execution time is reduced. The tradeoff solutions proposed in this paper, accounting for the algorithm complexity and the limited FPGA hardware, as well as some solutions for optimizing the implementation are described. The proposed adaptive algorithm is implemented in a low-cost Xilinx Spartan-6 FPGA and it is validated through experimental tests.
Ricco, M., Manganiello, P., Monmasson, E., Petrone, G., Spagnuolo, G. (2017). FPGA-Based Implementation of Dual Kalman Filter for PV MPPT Applications. IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 13(1), 176-185 [10.1109/TII.2015.2462313].
FPGA-Based Implementation of Dual Kalman Filter for PV MPPT Applications
Ricco, Mattia
;SPAGNUOLO, GIOVANNI
2017
Abstract
The way of implementing an adaptive maximum power point tracking algorithm for photovoltaic (PV) applications in a field programmable gate array (FPGA) is described in this paper. A dual Kalman filter allows estimating the settling time of the whole system, including the PV source and the dc/dc converter controlling the operating point thereof, so that the tracking algorithm self adapts its parameters to the actual weather conditions. The real-Time identification need of this application requires an FPGA platform, so that the intrinsic algorithm parallelism is exploited and the execution time is reduced. The tradeoff solutions proposed in this paper, accounting for the algorithm complexity and the limited FPGA hardware, as well as some solutions for optimizing the implementation are described. The proposed adaptive algorithm is implemented in a low-cost Xilinx Spartan-6 FPGA and it is validated through experimental tests.File | Dimensione | Formato | |
---|---|---|---|
AAM - Ricco et al. - IEEE Trans. Ind. Inf. - FPGA-Based .pdf
Open Access dal 31/07/2017
Descrizione: Post-Print
Tipo:
Postprint
Licenza:
Licenza per accesso libero gratuito
Dimensione
1.92 MB
Formato
Adobe PDF
|
1.92 MB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.