A memory-centric approach to enable timing-predictability within embedded many-core accelerators