We show that any TRNG architecture based on the cascade of a noise source, an ADC, and a digital postprocessor can be simplified getting rid of the explicit noise source, by codifying the ADC to simultaneously act as both an entropy source and a data acquisition block. Though gains may vary, this is practicable with any ADC type and can be seen as the generalization of a recent proposal where a TRNG was obtained out of the 1+1/2 bit stages of a pipeline converter.
Titolo: | ADCs, Chaos and TRNGs: a Generalized View Exploiting Markov Chain Lumpability Properties |
Autore/i: | CALLEGARI, SERGIO; G. Setti |
Autore/i Unibo: | |
Anno: | 2007 |
Titolo del libro: | Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS) 2007 |
Pagina iniziale: | 213 |
Pagina finale: | 216 |
Abstract: | We show that any TRNG architecture based on the cascade of a noise source, an ADC, and a digital postprocessor can be simplified getting rid of the explicit noise source, by codifying the ADC to simultaneously act as both an entropy source and a data acquisition block. Though gains may vary, this is practicable with any ADC type and can be seen as the generalization of a recent proposal where a TRNG was obtained out of the 1+1/2 bit stages of a pipeline converter. |
Data prodotto definitivo in UGOV: | 17-set-2007 |
Appare nelle tipologie: | 4.01 Contributo in Atti di convegno |
File in questo prodotto:
Eventuali allegati, non sono esposti
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.