The need to assist the NoC-based Multi-Core Design via System-level open Tools is demonstrated by the amount of research in the design space exploration of networks on chip (NoC) and in the need for preliminary performance evaluation of metrics, application mapping and scalability issues. This chapter provides a detailed analysis of innovative research solutions for characterization of Synthetic Traffic Models, Graph Theoretical Analysis, methodologies for Task Mapping for System on Chip (SoC) Applications, illustration of the potential of the OMNeT++ Simulation Framework and a case study illustration of all those solutions integrated for the study of the STM Spidergon NoC architecture.
Bononi L., Concer N., Grammatikakis M. (2010). System-Level Tools for NoC-Based Multi-Core Design. BOCA RATON, FLORIDA, USA : CRC Press - Taylor & Francis.
System-Level Tools for NoC-Based Multi-Core Design
BONONI, LUCIANO;
2010
Abstract
The need to assist the NoC-based Multi-Core Design via System-level open Tools is demonstrated by the amount of research in the design space exploration of networks on chip (NoC) and in the need for preliminary performance evaluation of metrics, application mapping and scalability issues. This chapter provides a detailed analysis of innovative research solutions for characterization of Synthetic Traffic Models, Graph Theoretical Analysis, methodologies for Task Mapping for System on Chip (SoC) Applications, illustration of the potential of the OMNeT++ Simulation Framework and a case study illustration of all those solutions integrated for the study of the STM Spidergon NoC architecture.I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
