



ALMA MATER STUDIORUM
UNIVERSITÀ DI BOLOGNA

ARCHIVIO ISTITUZIONALE
DELLA RICERCA

Alma Mater Studiorum Università di Bologna Archivio istituzionale della ricerca

Early detection of photovoltaic system inverter faults

This is the final peer-reviewed author's accepted manuscript (postprint) of the following publication:

Published Version:

Martin Omana, M.G. (2022). Early detection of photovoltaic system inverter faults. MICROELECTRONICS RELIABILITY, 135, 1-13 [10.1016/j.microrel.2022.114594].

Availability:

This version is available at: <https://hdl.handle.net/11585/893988> since: 2022-09-13

Published:

DOI: <http://doi.org/10.1016/j.microrel.2022.114594>

Terms of use:

Some rights reserved. The terms and conditions for the reuse of this version of the manuscript are specified in the publishing policy. For all terms of use and more information see the publisher's website.

This item was downloaded from IRIS Università di Bologna (<https://cris.unibo.it/>).
When citing, please refer to the published version.

(Article begins on next page)

1 **Early Detection of Photovoltaic System Inverter Faults**

2 Martin Omaña, Marco Grossi, Cecilia Metra

3 Corresponding author: martin.omana@unibo.it , Tel. 0039-0512093038

4 Department of Electrical Energy and Information Engineering “Guglielmo Marconi” (DEI),
5 University of Bologna, Bologna, Italy

6

7 **Abstract**

8 Photovoltaic (PV) systems are increasingly adopted as a source of green energy. The reliability of PV
9 systems mainly depends on the reliability of the power MOSFETs of their inverter(s). It has been
10 shown that short and open faults are the most frequent power MOSFET faults. They may compromise
11 the inverter reliability, with consequent significant impact on the PV system energy efficiency. It has
12 been proven that the likelihood of such faults is related to the value of the MOSFET ON-state
13 resistance, which may increase over time due to aging mechanisms. When the value of such a
14 resistance reaches a critical value, the likelihood of the MOSFETs subsequently failing as open or
15 short becomes very high. In this paper, we first evaluate the effects of the MOSFETs’ ON-state
16 resistance increase on the harmonic components of the inverter input and output currents. Then, based
17 on the obtained results, we propose an innovative strategy for the early detection (also referred to as
18 condition monitoring [1]) of inverter faults, which enables to generate an alarm message when the
19 ON-state resistance of any inverter MOSFET reaches the critical value. Upon the generation of such
20 an alarm message, proper recovery strategies can be activated, to enable the online replacement of
21 the affected transistors before they actually become faulty. Our detection strategy does not require to
22 interrupt the inverter normal operation in the field and can be implemented using the microcontroller
23 typically embedded within the control circuitry of PV systems.

24

25 **Keywords:** photovoltaic system, aging, reliability, inverter, MOSFET.

26

27 **1. Introduction**

28 Photovoltaic (PV) systems are increasingly adopted as a source of green energy [2, 3], since their
29 energy conversion efficiency is higher than that of alternate sources of green energy [4, 5]. As a
30 consequence of the high economic investment required for the installation of PV systems, their
31 reliability is becoming of great concern [6, 7].

32 A typical PV system consists of the following parts: 1) solar modules, that harvest the sunlight and
33 transform it into a continuous DC voltage [8]; 2) an energy harvesting management module, that
34 monitors the available solar energy and tries to maximize the extracted energy by means of maximum
35 power point tracking (MPPT) methods [9, 10]; 3) an energy storage element (*e.g.*, a battery,
36 supercapacitor, etc.) where the extracted electrical energy is stored [11, 12]; 4) a DC/AC converter,
37 or inverter, that generates an alternate (AC) voltage, that is delivered to the load [13, 14].

38 The reliability of a PV system depends on the reliability of the different modules that compose it.
39 Among them, solar modules have demonstrated high reliability, with a lifetime of approximately 20
40 years that, consequently, covers the economic lifetime of a typical PV system.

41 Instead, it has been shown that, under certain operating conditions, the Mean Time Between Failures
42 (MTBF) of inverters can be as low as 2.25 years [15]. Moreover, in [16, 17] it has been indicated that
43 the failure rate of power MOSFETs is considerably higher than that of any other component of the
44 inverter and PV array [6, 18-20]. Additionally, in [6, 19] it has been shown that faults affecting the
45 inverter MOSFETs may have catastrophic effects on the power delivered to the load, with reductions
46 up to 80%.

47 In order to cope with this problem, some approaches have been proposed to detect faults affecting PV
48 inverters [6, 19, 20]. However, they enable the detection of faults only after their occurrence, when
49 the efficiency of the PV system has already been severely reduced.

50 In addition, in [22-27] it has been shown that the increase in the ON-state resistance of power
51 MOSFETs is a failure precursor. In particular, in [27] it has been proven that, during system operation,
52 the MOSFET ON-state resistance increases over time due to aging mechanisms, and that when such

53 a resistance reaches a critical value (approximately a 5% increase of the initial value), the likelihood
54 that the MOSFET will subsequently fail as open or short becomes very high.

55 In this context, recently, in [21] a circuit to measure the degradation of the conductance of inverter
56 transistors (based on the MOSFET V_{DS} measurement) has been proposed. An analog signal
57 proportional to the performed measurement is generated, that enables to detect the presence of
58 degraded transistors. However, such an approach does not enable to identify which inverter's
59 transistors are degraded, thus requiring to replace the whole inverter, rather than single transistors, to
60 recover from the measured transistors' degradation.

61 Based on these considerations, in this paper, we first analyze the effects of the increase in the ON-
62 state resistance of inverters' MOSFETs on the harmonic components of the inverter's input and
63 output currents. We will show that the increase in the MOSFET ON-state resistance can be easily
64 related to the change in the harmonic components of the inverter's input/output currents. In particular,
65 we will show that the 50Hz (100Hz) harmonic of the inverter input (output) current presents an
66 approximately linear increase with the increase in the ON-state resistance of the MOSFETs. Our
67 analysis enables to identify the values of the harmonics of the inverter's input/output currents that
68 correspond to the critical value of the MOSFET ON-state resistance.

69 We then propose an innovative approach for the early detection (also referred to as condition
70 monitoring [1]) of faults affecting inverter's power MOSFETs. It is based on the innovative idea to
71 monitor periodically the variation in the harmonics of the inverter's input/output currents, and
72 generate an alarm message when such harmonics become equal to those that we have found
73 corresponding to the critical value of the MOSFET ON-state resistance. The alarm message can be
74 exploited at system level to activate a proper recovery strategy to replace the affected transistors
75 before they actually become faulty. Our early detection strategy can be for instance easily
76 implemented by using the microcontroller that is typically embedded within the control circuitry of
77 PV systems. Our strategy is robust with respect to high levels of noise on the monitored signals, and
78 variations of the power delivered to the load by the inverter. Moreover, our strategy does not require

79 to interrupt the inverter normal operation in the field, thus not affecting the power efficiency of the
80 PV system.

81 The paper is organized as follows. In Section 2, we present the inverter considered here as a realistic
82 example. In Section 3, we describe the performed analyses and the achieved results. In Section 4, we
83 describe our proposed early detection scheme and we discuss its costs. Finally, in Section 5, we draw
84 some conclusive remarks.

85

86 **2. Considered case study inverter**

87 As a realistic case study, we here consider the inverter represented in Fig. 1 [6, 15, 18, 28, 29]. It
88 converts the DC voltage (V_{CC}) generated by the solar modules into an AC voltage suitable to be
89 delivered to the grid. It is worth noticing that in our analyses we realistically considered V_{CC} as a
90 constant voltage, since it is provided by a battery that is usually placed within the PV system, at the
91 output of the MPPT. As represented in Fig. 1, the considered inverter consists of an H-bridge block
92 and an Inverter Control Circuitry [28]. The H-bridge block consists of four n-channel power
93 MOSFETs (M1-M4), and four external power diodes (D1-D4). These diodes are connected in parallel
94 to the MOSFETs, in order to avoid the generation of high voltage glitches, that could damage the
95 MOSFETs. As a realistic example, we have considered the STMicroelectronics STP8NM60
96 transistors [30] to implement the four MOSFETs (M1-M4). They feature an ON-state resistance (R_{ON})
97 of 0.9Ω , and a maximum drain-source voltage of 650V. As for the diodes (D1-D4), we have
98 considered diodes of the kind in [31], with $V_{ON}=0.7V$ and breakdown voltage of 600V. It is worth
99 noticing that, even though the considered MOSFETs already include integral antiparallel diodes, we
100 have included external diodes D1-D4, in order to make our analysis more general. In fact, many
101 inverters include external diodes, despite the presence of MOSFETs' integral diodes. This because
102 the switching speed of the MOSFET integral diode is generally slow and may induce excessive power
103 losses, limiting the inverter operating frequency and efficiency. However, we have verified that the
104 results reported in the paper do not change if the external diodes are not employed.

105 For our analysis we have assumed $V_{CC}=10V$, which corresponds to the voltage generated by a single
106 PV module [20]. In addition, we have considered a realistic inverter load, consisting of the series of:
107 1) an inductor L_T , that emulates the inductance of the transformer that is usually connected to the
108 output of PV inverters [28, 29], to convert the inverter output voltage into the power grid voltage; 2)
109 a resistive load (R_L), that represents the inverter load [28]. As a realistic example, we have assumed
110 $L_T=20mH$, and $R_L=1\Omega$. This latter emulates a load receiving a power of 100W, which is the maximum
111 power that typical PV modules can generate [20].

112 As for the Inverter Control Circuitry, it generates the control signal V_A (V_B) for the couple of
113 transistors M2-M4 (M1-M3). V_A and V_B are complemented periodic square wave signals, with
114 frequency f_S . We have considered $f_S = 12.5kHz$, that is a value within the range of frequencies that are
115 typically employed for the inverter control signals [28]. The Inverter Control Circuitry block
116 compares an external reference signal V_{ref} (a 50 Hz sinusoidal waveform) with the H-bridge V+
117 output, and selects the time interval during which M1-M3 and M4-M2 are conductive, so that the
118 50Hz harmonics of the voltage/current at the H-bridge V+ output follows V_{ref} [6].

119 120 **3. Analysis of the Effects of MOSFETs' ON-State Resistance Increase**

121 As recalled in the Introduction, in [27] it has been shown that, after an increase in the R_{ON} of the
122 inverter's MOSFETs of 5%, the likelihood that MOSFETs fail as opens or shorts becomes very high.
123 Consequently, a critical value for the MOSFETs' R_{ON} (R_{ON_CRIT}) has been defined in [27] as the R_{ON}
124 value corresponding to a R_{ON} increase (ΔR_{ON}) of 5%.

125 Based on these previous results, we performed analytical analyses, as well as electrical level
126 simulations, to study how the harmonic components of the inverter's input/output currents change
127 with the R_{ON} increase (ΔR_{ON}). This will allow us to identify threshold values for the harmonics that
128 correspond to R_{ON} becoming equal to R_{ON_CRIT} . Such threshold values will then be exploited to
129 implement our proposed strategy for the early detection of faults affecting inverter's MOSFETs.

130 Let us first describe our performed analytical analyses on how the harmonics of the inverter
 131 input/output currents change with the increase in the MOSFET R_{ON} (ΔR_{ON}). As dicussed in Section
 132 2, for our analyses we have assumed a sinusoidal wave form for the inverter output current I_{OUT} , with
 133 a frequency $f=50\text{Hz}$. Moreover, for simplicity, we have assumed that the four MOSFETs of the
 134 inverter in Fig. 1 are ideal switches (with an instantaneous switching time), and that only one of the
 135 MOSFETs (M4 in Fig. 1) presents a R_{ON} increase.

136 Figs. 2(a) and (b) show the schematic representation of the inverter input and output currents (I_{IN} and
 137 I_{OUT} , respectively), for the case of a fresh (not aged) inverter. They also report the first harmonics of
 138 the Fourier series of I_{IN} and I_{OUT} for the fresh inverter.

139 As can be seen from Fig. 2(a), the input current I_{IN} of a fresh inverter is a fully rectified sine wave,
 140 with a frequency of 100Hz (while the frequency of the non-rectified sine wave was $f=50\text{Hz}$), and an
 141 amplitude I_{INp} that depends mainly on the inverter input voltage and load. Therefore, the input current
 142 can be expressed by the following equation:

$$143 \quad I_{IN}(t) = |I_{INp} \cdot \sin(2\pi ft)| \quad (1)$$

144 The Fourier series of such a fully rectified sine wave can be expressed by this equation:

$$145 \quad I_{IN}(t) = I_{INp} \left(\frac{2}{\pi} - \frac{4}{\pi} \sum_{n=2,4,6,\dots}^{\infty} \frac{\cos(2n\pi ft)}{n^2 - 1} \right) \quad (2)$$

146 The harmonics of I_{IN} of the fresh inverter are also reported in Fig. 2(a), for the case of $f= 50\text{Hz}$. As
 147 can be seen, I_{IN} presents a DC harmonic component, and harmonics at multiples of 100Hz (i.e., at
 148 100Hz , 200Hz , 300Hz , etc.) with a decreasing amplitude.

149 Instead, Fig. 2(b) shows that the output current (I_{OUT}) of a fresh inverter is a sine wave with a
 150 frequency $f=50\text{Hz}$, and an amplitude I_{OUTp} , that depends mainly on the inverter input voltage and
 151 load. Therefore, the output current can be simply expressed as follows:

$$152 \quad I_{OUT}(t) = I_{OUTp} \cdot \sin(2\pi ft) \quad (3)$$

153 Therefore, as reported in Fig. 2(b), the output current I_{OUT} of the fresh inverter presents only an
 154 harmonic component at 50Hz .

155 Now let us study the harmonics of the inverter input/output currents for the case in which the
 156 MOSFET M4 (Fig. 1) presents a R_{ON} increase (ΔR_{ON}) due to degradation.

157 In this case, the ΔR_{ON} of M4 produces an unbalance between the currents flowing through the M1-
 158 M3 and the M2-M4 series transistors, resulting in different amplitudes between the positive and
 159 negative current semi-cycles of I_{OUT} , and the subsequent semi-cycles of I_{IN} .

160 This case is schematically represented in Figs. 2(c) and (d) for I_{IN} and I_{OUT} , respectively. As can be
 161 seen, in the semi-cycles during which the degraded MOSFET M4 is conductive (i.e., the odd cycles
 162 for I_{IN} , and the positive semi-cycles for I_{OUT}), the peak value of I_{IN} (I_{OUT}) is reduced by a certain value
 163 ΔI_{IN} (ΔI_{OUT}) that, in turn, depends linearly on the ΔR_{ON} value.

164 As for the input current, in the degraded inverter, the Fourier series of I_{IN} can be obtained as the
 165 superposition of: 1) the Fourier series of I_{IN} in the non-degraded inverter (Eq. 2); 2) the Fourier series
 166 of a half-rectified sine wave with an amplitude equal to the current mismatch ΔI_{IN} . The resulting
 167 Fourier series of I_{IN} is expressed by Eq (4), and is schematically represented in Fig. 2(c).

$$\begin{aligned}
 168 \quad I_{IN}(t) = & I_{INp} \left(\frac{2}{\pi} - \frac{4}{\pi} \sum_{n=2,4,6,\dots}^{\infty} \frac{\cos(2n\pi ft)}{n^2 - 1} \right) \\
 169 \quad & - \Delta I_{IN} \left(\frac{1}{\pi} + \frac{1}{2} \sin(2\pi ft) - \frac{2}{\pi} \sum_{n=2,4,6,\dots}^{\infty} \frac{\cos(2n\pi ft)}{n^2 - 1} \right) \quad (4)
 \end{aligned}$$

170 By comparing the Fourier series of I_{IN} for the fresh (Fig. 2(a)) and degraded (Fig. 2(c)) inverters, we
 171 can observe that, in the degraded inverter, I_{IN} presents the same DC component as in the fresh inverter,
 172 and harmonics at multiples of 100Hz (i.e., at 100Hz, 200Hz, 300Hz, etc.) as in the fresh inverter, but
 173 with a lower amplitude. From Eq. (4) and Fig. 2(c), we can note that, in the degraded inverter, the
 174 harmonics are reduced by a value proportional to ΔI_{IN} . Such reductions may be in practice negligible,
 175 since the value of ΔI_{IN} is typically much lower than the amplitude of I_{IN} (I_{INp}).

176 Moreover, from Eq. (4) and Fig. 2(c) we can observe that the I_{IN} of the degraded inverter presents an
 177 additional harmonic component at 50Hz ($I_{IN,50Hz}$), which was not present in the fresh inverter. The

178 amplitude of $I_{IN,50Hz}$ is proportional to ΔI_{IN} , so that it is also proportional to the value of the degraded
 179 MOSFET R_{ON} (ΔR_{ON}).

180 As for the output current, in the degraded inverter the Fourier series of I_{OUT} can be also obtained as
 181 the superposition of: 1) the Fourier series of I_{OUT} in the non-degraded inverter (Eq. 3); 2) the Fourier
 182 series of a half-rectified sine wave with an amplitude equal to the current mismatch ΔI_{OUT} . The
 183 resulting Fourier series of I_{OUT} for the degraded inverter is expressed by Eq. (5) below, and is
 184 schematically represented in Fig. 2(d).

$$\begin{aligned}
 185 \quad I_{OUT}(t) = & I_{OUTp} \cdot \sin(2\pi ft) \\
 186 \quad & - \Delta I_{OUT} \left(\frac{1}{\pi} + \frac{1}{2} \sin(2\pi ft) - \frac{2}{\pi} \sum_{n=2,4,6,\dots}^{\infty} \frac{\cos(4n\pi ft)}{n^2 - 1} \right) \quad (5)
 \end{aligned}$$

187
 188 By comparing the Fourier series of I_{OUT} for the fresh (Fig. 2(b)) and degraded (Fig. 2(d)) inverters,
 189 we can see that, in the degraded inverter, I_{OUT} still presents an harmonic at 50Hz, but with an
 190 amplitude reduced by a value proportional to ΔI_{OUT} . Such a reduction may be in practice negligible,
 191 since the value of ΔI_{OUT} is typically much lower than the amplitude of I_{OUT} (I_{OUTp}).

192 Finally, we can see that, in the degraded inverter, I_{OUT} presents an additional DC component and
 193 additional harmonics at multiples of 100Hz (i.e., at 100Hz, 200Hz, 300Hz, etc.), that were not present
 194 in the I_{OUT} of the fresh inverter. The amplitude of the additional harmonics is proportional to ΔI_{OUT} ,
 195 so that they are also proportional to the value of the degraded MOSFET R_{ON} (ΔR_{ON}).

196 The results achieved by the described analytical analyses have also been verified by means of
 197 electrical level simulations performed by LTspice [32].

198 In our simulations, we emulated the increase in R_{ON} during circuit lifetime due to aging by connecting
 199 a resistance (ΔR_{ON}) in series to the source of each transistor.

200 As for ΔR_{ON} , we have considered a range of values varying from 0Ω (for a fresh device) to $45m\Omega$
 201 (R_{ON_CRIT}). In particular, we have considered eleven different values of ΔR_{ON} : 0, 4.5, 9, 13.5, 21, 22.5,
 202 27, 31.5, 36, 40.5 and $45m\Omega$.

203 Fig. 3 shows the obtained harmonic components of: a) the input current (I_{IN}) absorbed by the inverter
 204 from V_{CC} (Fig. 3(a)); b) the output current (I_{OUT}) delivered to the resistive load (Fig. 3(b)). Such
 205 harmonics have been obtained by performing the Fast Fourier Transform (FFT) of the time-domain
 206 waveforms of I_{IN} and I_{OUT} by LTspice. In particular, Fig. 3(a) and 3(b) report the harmonic
 207 components of I_{IN} and I_{OUT} , respectively, for four different values of ΔR_{ON} of the MOSFET M1:
 208 $\Delta R_{ON}=0\text{m}\Omega$ (fresh device), $\Delta R_{ON}=4.5\text{m}\Omega$ (0.5% increase wrt a fresh device), $\Delta R_{ON}=13.5\text{m}\Omega$ (1.5%
 209 increase wrt a fresh device) and $\Delta R_{ON}=45\text{m}\Omega$ (i.e., $R_{ON} = R_{ON_CRIT}$).

210 As can be seen, the obtained simulation results are in good agreement with our previous analytical
 211 results (Fig. 2).

212 In particular, as for I_{IN} , the harmonic at 100Hz ($I_{IN,100\text{Hz}}$) presents a weak dependence on R_{ON} , while
 213 the 50Hz harmonic ($I_{IN,50\text{Hz}}$) shows a clear dependence on R_{ON} . As for I_{OUT} , the harmonic at 50Hz
 214 ($I_{OUT,50\text{Hz}}$) presents a weak dependence on R_{ON} , while the harmonic at 100Hz ($I_{OUT,100\text{Hz}}$) shows a
 215 clear dependence on the R_{ON} value.

216 The amplitude of $I_{IN,50\text{Hz}}$ is significantly larger than that of $I_{OUT,100\text{Hz}}$. In fact, the amplitude of $I_{IN,50\text{Hz}}$
 217 changes from -82.5 dB (for $\Delta R_{ON} = 0\text{m}\Omega$), to -51.6 dB (for $\Delta R_{ON} = 45\text{m}\Omega$). Instead, the amplitude of
 218 $I_{OUT,100\text{Hz}}$ changes from -92.1 dB (for $\Delta R_{ON} = 0\text{m}\Omega$), to -62.7 dB (for $\Delta R_{ON} = 45\text{m}\Omega$).

219 To estimate the R_{ON} increase over lifetime, we have defined two dimensionless metrics, F_{IN} and F_{OUT} ,
 220 as follows:

$$221 \quad F_{IN} = 1000 \times \frac{I_{IN,50\text{Hz}}}{I_{IN,100\text{Hz}}} \quad (6)$$

$$222 \quad F_{OUT} = 1000 \times \frac{I_{OUT,100\text{Hz}}}{I_{OUT,50\text{Hz}}} \quad (7)$$

223 In the following Subsections, we analyze how the metrics defined by (6) and (7) vary as a function
 224 of: 1) different degradation (i.e., different values of ΔR_{ON}) for the transistors of the inverter; 2)
 225 different values of the power delivered by the inverter to the load (i.e., different values of R_L); 3)
 226 different values of the power supply voltage (V_{CC}); 4) different transistor models (featuring different

227 voltage ratings); 5) different values of the operating temperature; 6) variations on the MOSFETs
228 parameters initial values; 7) presence of noise on the monitored currents (I_{IN} and I_{OUT}).

229 *3.1 Results for Different Degradation of Inverter Transistors*

230 Under real operating conditions, the four MOSFETs of the inverter in Fig. 1 can experience a different
231 level of degradation. Therefore, each transistor can be characterized by a particular value of R_{ON} .

232 To analyze this effect, we have considered four different representative cases: i) a single MOSFET
233 (M1) experiences degradation (i.e., its R_{ON} increases with time), while the other three MOSFETs are
234 fresh devices; ii) the two MOSFETs in the upper part of the inverter (M1 and M4) experience the
235 same R_{ON} degradation, while the MOSFETs in the bottom part of the inverter (M2 and M3) are fresh
236 devices; iii) one MOSFET in the upper part (M1) and one MOSFET in the bottom part (M2) of the
237 inverter experience the same R_{ON} degradation, while the others (M3 and M4) are fresh devices; iv)
238 all four MOSFETs experience the same R_{ON} degradation.

239 The obtained results are summarized in Fig. 4. In particular, Fig. 4(a) and Fig. 4(b) show F_{IN} and F_{OUT}
240 for the four cases described above, as a function of the R_{ON} increase (ΔR_{ON}) in the degraded
241 MOSFET(s). We can observe that F_{IN} and F_{OUT} change linearly with ΔR_{ON} . Moreover, in all four
242 cases, F_{IN} presents a higher variation than F_{OUT} , as a function of ΔR_{ON} . The values of the sensitivity
243 of F_{IN} and F_{OUT} to ΔR_{ON} (i.e. the slopes $\delta F_{IN}/\delta \Delta R_{ON}$ and $\delta F_{OUT}/\delta \Delta R_{ON}$) are reported in Table 1. We
244 can also observe that the highest variation of F_{IN} and F_{OUT} occurs when only a single MOSFET
245 experiences degradation.

246 Based on these results, we have performed electrical level simulations to analyze the F_{IN} and F_{OUT}
247 variations, depending on which one of the four inverter MOSFETs experiences a R_{ON} degradation.

248 The achieved results are reported in Fig. 5, that shows the values of F_{IN} and F_{OUT} , as a function of
249 ΔR_{ON} of any of the four MOSFETs of the inverter, when a single MOSFET is degraded. Particularly,
250 Fig. 5(b) shows that the increase in F_{OUT} is approximately the same, independently of the degraded
251 MOSFET. Instead, Fig. 5(a) shows that F_{IN} presents a higher increase, when an upper MOSFET (M1

252 or M4), rather than a bottom MOSFET (M2 or M3), is degraded. The values of the sensitivity of F_{IN}
253 and F_{OUT} to ΔR_{ON} for all the four transistors of the inverter are reported in Table 2.

254 *3.2 Results for Different Power Values Delivered to the Load*

255 Under real operating conditions, the power required by the load usually varies over time. Therefore,
256 we have evaluated the effects of variations in the power delivered to the load on F_{IN} and F_{OUT} .

257 In order to emulate variations in the power delivered by the inverter, we have modified the value of
258 the resistive load R_L that emulates the inverter load. In particular, we have considered three different
259 realistic values for R_L : 1) $R_L = 1\Omega$ (power of 100W); 2) $R_L = 1.4\Omega$ (power of 70W); 3) $R_L = 1.8\Omega$
260 (power of 55W). In addition, we have considered the case of a single degraded MOSFET (M1) that,
261 as discussed in Subsection 3.1, results in the highest increase of F_{IN} and F_{OUT} .

262 The achieved results are reported in Fig. 6. From Fig. 6(a), we can observe that the value of F_{IN}
263 depends on R_L , while Fig. 6(b) shows that the value of F_{OUT} is less sensitive to R_L changes than F_{IN} .

264 The values of the sensitivity of F_{IN} and F_{OUT} to ΔR_{ON} as function of the resistance load R_L are reported
265 in Table 3. For both F_{IN} and F_{OUT} , the sensitivity decreases with R_L but the variation is stronger in the
266 case of F_{IN} (sensitivity variation of 21.4% in the case of F_{IN} and 5.3% in the case of F_{OUT}). Therefore,
267 if the value of R_L is unknown (or is expected to change during operation), F_{OUT} can be more
268 conveniently adopted than F_{IN} to estimate the variation of R_{ON} .

269 It is worth noticing that, when the value of R_L tends to infinite (i.e., when the output of the inverter is
270 left in a high impedance state), the inverter input and output currents tend both to 0A. Therefore, also
271 all harmonics of the input/output currents tend to 0, so that the resulting values of F_{IN} and F_{OUT} are
272 meaningless.

273

274 *3.3 Results for Different Power Supply Voltages*

275 We have analyzed the impact of the inverter input voltage V_{cc} on the values of the metrics F_{IN} and
276 F_{OUT} . The inverter input DC voltage value (V_{cc}) depends mainly on the PV system configuration and
277 remains constant during the inverter operation. In fact, as clarified in Section 2, V_{cc} is provided by a

278 battery that is usually placed between the output of the maximum power point tracker (MPPT) and
279 the input of the inverter.

280 For our analyses, we have considered three different realistic V_{CC} values: 10V, 50V and 200V. We
281 have also considered the case of a single degraded MOSFET (M1) that, as discussed in Subsection
282 3.1, results in the highest increase of F_{IN} and F_{OUT} .

283 The obtained simulation results are reported in Fig. 7(a) and Fig. 7(b) for F_{IN} and F_{OUT} , respectively.
284 As can be seen, both F_{IN} and F_{OUT} have a linear dependence on ΔR_{ON} , with a slope strongly depending
285 on the V_{CC} value.

286 The values of the sensitivity of F_{IN} and F_{OUT} to ΔR_{ON} as function of the V_{CC} value are reported in
287 Table 4. In particular, the sensitivity of F_{IN} increases as the value of V_{CC} increases. In fact, it is:
288 $\delta F_{IN}/\delta \Delta R_{ON} = 0.1359 \text{ m}\Omega^{-1}$, for $V_{CC} = 10\text{V}$; $\delta F_{IN}/\delta \Delta R_{ON} = 0.1857 \text{ m}\Omega^{-1}$, for $V_{CC} = 50\text{V}$; $\delta F_{IN}/\delta \Delta R_{ON}$
289 $= 0.2008 \text{ m}\Omega^{-1}$, for $V_{CC} = 200 \text{ V}$. On the other hand, the sensitivity of F_{OUT} decreases as the value of
290 V_{CC} increases. In fact, it is: $\delta F_{OUT}/\delta \Delta R_{ON} = 0.018 \text{ m}\Omega^{-1}$, for $V_{CC} = 10\text{V}$; $\delta F_{OUT}/\delta \Delta R_{ON} = 0.01273$
291 $\text{m}\Omega^{-1}$, for $V_{CC} = 50\text{V}$; $\delta F_{OUT}/\delta \Delta R_{ON} = 0.01124 \text{ m}\Omega^{-1}$, for $V_{CC} = 200 \text{ V}$.

292 It is worth noticing that, since V_{CC} is constant during the inverter operation, F_{IN} and F_{OUT} can be easily
293 evaluated for the considered V_{CC} .

294 *3.4 Results for Different Transistor Models*

295 Since different transistor devices are characterized by different characteristics, we have tested the
296 proposed technique for three different MOSFET models: STP8NM60 by ST-Microelectronics [30],
297 featuring a maximum voltage rating of 650V, IRF510 by Vishay [33], featuring a maximum voltage
298 rating of 100V and RHU003N03 by Rohm [34], featuring a maximum voltage rating of 30V.
299 Simulations have been carried out for eleven different values of ΔR_{ON} between 0Ω and the critical
300 value (approximately a 5% increase of the initial R_{ON} value). We have also considered the case of a
301 single degraded MOSFET (M1) that, as discussed in Subsection 3.1, results in the highest increase of
302 F_{IN} and F_{OUT} .

303 The obtained simulation results are reported in Fig. 8(a) and Fig. 8(b) for F_{IN} and F_{OUT} , respectively.
304 As can be seen, both F_{IN} and F_{OUT} have a linear dependence on ΔR_{ON} for all transistor models, with
305 a slope that is comparable for the investigated devices.

306 The values of the sensitivity of F_{IN} and F_{OUT} to ΔR_{ON} for the investigated transistor models are
307 reported in Table 5. The sensitivity variation among the different transistor models is higher in the
308 case of F_{IN} (15.6%) than F_{OUT} (6.3%).

309 *3.5 Results for Different Values of Operating Temperature*

310 We have analyzed the impact of the inverter operating temperature on the values of the metrics F_{IN}
311 and F_{OUT} . For our analysis, we have considered five different temperatures: 15 °C, 27 °C, 38 °C, 70
312 °C and 120 °C. We have also considered the case of a single degraded MOSFET (M1) that, as
313 discussed in Subsection 3.1, results in the highest increase of F_{IN} and F_{OUT} .

314 The obtained simulation results are reported in Fig. 9(a) and Fig. 9(b) for F_{IN} and F_{OUT} , respectively.
315 As can be seen, both F_{IN} and F_{OUT} present a low variation with the inverter operating temperature. In
316 particular, for the considered operating temperatures, F_{IN} and F_{OUT} present an average variation (over
317 the considered range of MOSFET ΔR_{ON} degradation) of only 9.5% and 10.2%, respectively.

318 The values of the sensitivity of F_{IN} and F_{OUT} to ΔR_{ON} for the investigated operating temperatures are
319 reported in Table 6.

320 Therefore, F_{IN} and F_{OUT} present only a small dependence on the inverter operating temperature, so
321 that no temperature compensation is needed for F_{IN} and F_{OUT} .

322 *3.6 Results for Variations on the MOSFETs Parameters Initial Value*

323 We have analyzed the impact of MOSFET parameter variations occurring during fabrication on the
324 values of the metrics F_{IN} and F_{OUT} . For this analysis, we have performed Monte Carlo simulations
325 considering statistical variations (with uniform distribution) up to 10% of the MOSFETs: threshold
326 voltage, intrinsic conductance, and initial ON-state resistance R_{ON} . As in the previous Subsections,
327 for Monte Carlo simulations we have considered the degradation (i.e., ΔR_{ON} increase) of a single
328 MOSFET (M1) that, as discussed above, results in the highest increase of F_{IN} and F_{OUT} .

329 The obtained results have shown that variations of the MOSFETs' threshold voltage and intrinsic
 330 conductance negligibly affect the values of F_{IN} and F_{OUT} (Eqs 6 and 7, respectively).

331 On the other hand, we have observed that variations of the initial value of R_{ON} result in significant
 332 variations of F_{IN} and F_{OUT} . As an example, Figs. 10(a) and 10(b) report some simulation results
 333 showing the values of F_{IN} and F_{OUT} as a function of ΔR_{ON} increase, respectively, for the following
 334 four different combinations of the initial R_{ON} value of the four MOSFETs: 1) the ideal case with the
 335 four MOSFETs presenting the same R_{ON} (considered as a reference); 2) M4 presenting a R_{ON} 22.5m Ω
 336 higher than the initial R_{ON} value, and the other MOSFETs presenting the initial R_{ON} value; 3) M4
 337 presenting a R_{ON} 22.5m Ω higher than the initial R_{ON} value, both M2 and M3 presenting a R_{ON} 9m Ω
 338 higher than the initial R_{ON} value, and M1 presenting the initial R_{ON} value.

339 As anticipated before, variations of MOSFETs' R_{ON} result in significant variations of F_{IN} and F_{OUT}
 340 with respect to the values obtained for the ideal case of the four MOSFETs with the initial R_{ON} value.
 341 Moreover, from Figs. 10(a) and (b) we can also observe that, for some cases, F_{IN} and F_{OUT} present a
 342 non-monotonous variation with ΔR_{ON} (i.e., F_{IN} and F_{OUT} initially decrease with ΔR_{ON} up to a given
 343 ΔR_{ON} value, to then increase). This non-monotonous variation is caused by the unbalance between
 344 the currents flowing through the inverter's M1-M3 and M2-M4 transistor series.

345 However, the effects of R_{ON} variations on F_{IN} and F_{OUT} can be easily compensated, by applying the
 346 following linear transformations:

$$347 \quad F_{IN,k}^* = \begin{cases} 0 & k = 0 \\ F_{IN,k-1}^* + |F_{IN,k} - F_{IN,k-1}| & k = 1,2,3 \dots \end{cases} \quad (8)$$

$$348 \quad F_{OUT,k}^* = \begin{cases} 0 & k = 0 \\ F_{OUT,k-1}^* + |F_{OUT,k} - F_{OUT,k-1}| & k = 1,2,3 \dots \end{cases} \quad (9)$$

350 where $F_{IN,k}$ and $F_{OUT,k}$ are the values of F_{IN} and F_{OUT} at the k^{th} sample of ΔR_{ON} .

351 As an example, Figs. 11(a) and 11(b) show the values of the compensated metrics F_{IN}^* and F_{OUT}^* as
352 a function of ΔR_{ON} increase, respectively, for the same R_{ON} variations considered for the simulations
353 in Figs. 9(a) and 9(b).

354 As can be seen from Figs. 11(a) and (b), the compensated metrics F_{IN}^* and F_{OUT}^* are in very good
355 agreement with the metrics F_{IN} and F_{OUT} obtained for the ideal case where the four MOSFETs of the
356 inverter present the initial R_{ON} value.

357 For simplicity, in the remainder of the paper we will assume that the four MOSFETs of the inverter
358 present the initial R_{ON} value (900 m Ω). However, as clarified before, should this be not the case, the
359 transformations defined by Eqs. (8) and (9) could be applied to compensate R_{ON} variations.

360 *3.7 Results for Noisy Inverter Currents*

361 We have also performed simulations to evaluate the impact on F_{IN} and F_{OUT} of noise affecting the
362 inverter input/output currents. We have considered again the case of aging degradation on a single
363 MOSFET (M1). We have added different levels of white noise (with peak amplitudes of 0.01A,
364 0.05A, 0.2A and 0.5A, corresponding to 1%, 5%, 20% and 50% of I_{IN} amplitude, respectively) to the
365 inverter input (I_{IN}) and output (I_{OUT}) currents. We have also evaluated the effects of noise, as a
366 function of the number of periods used in the FFT to derive the I_{IN} and I_{OUT} harmonics. For our
367 analyses we have considered 5, 30, 60 and 100 periods.

368 As an example, Fig. 12 reports the obtained results for F_{OUT} . In particular, Fig. 12(a) and Fig. 12(b)
369 report the standard deviation of the F_{OUT} distribution, as a function of the noise amplitude and the
370 number of I_{OUT} periods (used to calculate F_{OUT}), respectively. As expected, the standard deviation
371 increases linearly with the noise amplitude, while it decreases with the reciprocal of the square root
372 of the number of analyzed periods. Therefore, for a given value of expected noise amplitude, the
373 accuracy in the estimation of F_{OUT} can be improved by simply increasing the number of periods used
374 to calculate the I_{OUT} FFT.

375 Moreover, Fig. 12(c) reports the distribution of F_{OUT} values for four different values of R_{ON} ,
376 considering 100 periods to evaluate the I_{OUT} FFT. Finally, Fig. 12(d) shows the average value of F_{OUT} ,

377 as a function of the R_{ON} increase (ΔR_{ON}), for the considered four different levels of noise. As can be
378 seen, ΔR_{ON} due to aging can be accurately estimated from F_{OUT} , also in case of high levels of noise,
379 if the current is averaged on a suitable number of periods.

380 Similar results have been obtained also for F_{IN} , but for the fact that F_{IN} is characterized by a higher
381 signal-to-noise ratio than F_{OUT} . This can be observed from Table 7, where the coefficient of variation
382 (CV), *i.e.*, the ratio between the standard deviation and the mean value, is reported for the distributions
383 of both F_{IN} and F_{OUT} , for different numbers of periods and different levels of noise.

384 The maximum error in the estimation of R_{ON} at the critical value ($R_{ON,CRIT}$, *i.e.* 5% increase on the
385 value of R_{ON} for the fresh device) for four different number of analysed periods (5, 30, 60 and 100)
386 and four different noise levels (0.01A, 0.05A, 0.2A and 0.5A) has been also calculated and the results
387 are presented in Table 8.

388 Therefore, the results reported in Fig. 12 and Table 8 demonstrate that both F_{IN} and F_{OUT} can be used
389 to estimate accurately ΔR_{ON} , also in case of noisy environment, provided that the monitored currents
390 are averaged on a suitable number of periods. Since F_{IN} is characterized by a higher signal-to-noise
391 ratio, the same level of accuracy can be achieved in a shorter time by considering F_{IN} , rather than
392 F_{OUT} .

393

394 **4. Proposed early detection strategy**

395 The simulation results described in Section 3 have shown that the increase in the MOSFET R_{ON}
396 (ΔR_{ON}) can be estimated by means of the introduced F_{IN} and F_{OUT} metrics, which are derived from
397 the monitored input and output currents of the inverter.

398 Based on these results, in this section we propose a strategy for the early detection of inverter faults,
399 which can be periodically activated (after a programmable time interval t_{det}) during the inverter in-
400 field operation. The basic idea of our approach is to calculate the values of the F_{IN} and F_{OUT} metrics
401 associated to each MOSFET of the inverter, and to generate an alarm message when they become
402 equal or higher than those corresponding to the MOSFET R_{ON} critical value. It should be noted that

403 our strategy can be performed concurrently with the inverter normal operation in the field, thus not
404 affecting the PV system power efficiency.

405 Our proposed strategy is based on the algorithm schematically represented in Fig. 13, that can be
406 implemented by simple modifications to the inverter internal structure and using the microcontroller
407 that is typically embedded within the electronic control circuitry of PV systems. As shown in Fig. 13,
408 initially an Alarm signal is set to 0, and a timer is set to a desired value t_{det} , after which our detection
409 strategy is activated. The timer is performing a count down during the inverter normal operation.
410 When the timer reaches the 0 value, our strategy is activated, and calculates (as described later in this
411 Section) the values of the metrics F_{IN} and F_{OUT} associated to the R_{ON} increase of each MOSFET of
412 the inverter (i.e., F_{IN_i} and F_{OUT_i} , $i = 1, \dots, 4$).

413 The calculated F_{IN_i} and F_{OUT_i} values are compared to their respective critical values ($F_{IN_i_CRIT}$ and
414 $F_{OUT_i_CRIT}$), which have been obtained by simulations (as reported in the previous Section) and which
415 correspond to the R_{ON} critical increase (i.e., an increase of 5% over the R_{ON} initial value). It should
416 be noted that our strategy can be applied to any kind of inverter, by properly deriving the $F_{IN_i_CRIT}$
417 and $F_{OUT_i_CRIT}$ values by performing simulations of the inverter.

418 As an example, these are the values of $F_{IN_i_CRIT}$ and $F_{OUT_i_CRIT}$ ($i=1, \dots, 4$) obtained by electrical
419 level simulations of the considered inverter: $F_{IN_1_CRIT} = F_{IN_4_CRIT} = 5$, $F_{IN_2_CRIT} = F_{IN_3_CRIT} = 4$, and
420 $F_{OUT_i_CRIT} = 0.7$ ($i=1, \dots, 4$).

421 According to our proposed algorithm, if at least one of the evaluated metrics is higher or equal than
422 the respective critical value, an alarm message is activated ($Alarm = 1$). Otherwise, our early detection
423 strategy maintains $Alarm = 0$, and sets the timer equal to t_{det} again. The generated alarm message can
424 then be exploited at system level to activate a recovery approach, to replace the affected transistor
425 before it actually becomes faulty.

426 In order to calculate the F_{IN_i} and F_{OUT_i} values, the inverter (Fig. 1) can be modified as schematically
427 represented in Fig. 14.

428 As can be seen, we add two current sensors (CS1 and CS2) to measure the currents I_{IN} and I_{OUT} . As
429 discussed in the previous Section, the values of these currents enable to derive the values of F_{IN} and
430 F_{OUT} , as described by Eqs. (1) and (2). In order to make our scheme able to detect the MOSFET R_{ON}
431 critical increase, the current sensors should feature a resolution high enough to measure the variations
432 of the inverter currents' harmonics induced by the MOSFET R_{ON} increase. In particular, the increase
433 of the 50Hz (100Hz) harmonics of the inverter input (output) current corresponding to the critical
434 R_{ON} increase is of approximately 2.608mA (749.75 μ A). Thus, current sensors CS1 and CS2 should
435 feature a resolution high enough to measure such current values.

436 As an example, we implemented CS1 and CS2 by means of the Hall Effect sensors in [35], which
437 feature a measurement resolution of approximately 76.3 μ A, that is high enough to measure the
438 variations of the inverter currents' harmonics induced by the MOSFET R_{ON} increase.

439 In particular, the current sensor CS1 generates a voltage $V_{HALL,IN} = k I_{IN}$, while the sensor CS2
440 generates a voltage $V_{HALL,OUT} = k I_{OUT}$, where $k = 667\text{m}\Omega$ is the equivalent transresistance of the
441 considered Hall Effect current sensors. The voltages $V_{HALL,IN}$ and $V_{HALL,OUT}$ are acquired using the
442 Analog to Digital Converter (ADC) integrated inside the microcontroller.

443 Moreover, as represented in Fig. 13, we need to calculate the F_{IN} and F_{OUT} associated to the increase
444 in R_{ON} of each individual MOSFET of the inverter (*i.e.*, F_{IN_i} and F_{OUT_i} for M_i , $i = 1, \dots, 4$). To
445 achieve this goal, the inverter internal structure can be modified by adding four additional MOSFETs
446 (*i.e.*, M5-M8 in Fig 14) connected in parallel to the original inverter MOSFETs (*i.e.*, M1-M4). The
447 additional MOSFETs (M5-M8) are conductive only when our scheme is activated to calculate the
448 R_{ON} value of the M1-M4 MOSFETs. Therefore, the time intervals during which M5-M8 are
449 conductive is negligible compared to the inverter lifetime. We can consequently reasonably assume
450 that the extra MOSFETs (M5-M8) are minimally degraded over time, and that they can always be
451 considered as fresh devices.

452 Moreover, we added a control circuitry (Control Block – CB in Fig. 14), that receives signal $V_{HALL,IN}$
453 from CS1, $V_{HALL,OUT}$ from CS2, and V_A and V_B from the Inverter Control Circuitry. CB generates

454 eight independent control signals (V_i , $i=1, \dots, 8$) to control the state of conductance of the eight
 455 transistors (M_i , $i=1, \dots, 8$) in the modified inverter. In addition, CB generates the Alarm signal, that
 456 is activated when the increase in R_{ON} of one of the original MOSFETs composing the inverter
 457 ($M1 \dots M4$) reaches the critical value.

458 In particular, in the time intervals during which our strategy is not activated, CB makes $V_5 = V_6 = V_7$
 459 $= V_8 = 0$, so that all additional MOSFETs ($M5-M8$) are OFF. Moreover, during this time interval, CB
 460 makes $V_1 = V_3 = V_B$ and $V_2 = V_4 = V_A$. This way, the original MOSFETs ($M1-M4$) are driven by
 461 signals V_A and V_B , as in the unmodified inverter in Fig. 1.

462 Instead, in the time intervals during which our strategy is activated, CB alternatively replaces the
 463 original transistors ($M1-M4$) with the fresh MOSFETs ($M5-M8$). This way, the values of F_{IN_i} and
 464 F_{OUT_i} for M_i ($i = 1, \dots, 4$) can be evaluated, as required by our early detection strategy.

465 In order to calculate the values of F_{IN_i} and F_{OUT_i} for a given M_i ($i = 1, \dots, 4$), CB maintains the aged
 466 transistor M_i ON, and makes OFF the remaining three aged transistors. As an example, in order to
 467 determine F_{IN_1} and F_{OUT_1} for M_1 , CB makes: a) $V_1 = V_B$, so that $M1$ works as during the inverter
 468 normal operation; b) $V_5 = 0$, so that the additional transistor $M5$ is OFF; c) $V_2 = V_3 = V_4 = 0$, so that
 469 the remaining inverter original transistors ($M2, M3, M4$) are all OFF; d) $V_6 = V_8 = V_A$, so that the
 470 additional fresh transistors $M6$ and $M8$ are ON, while $M2$ and $M4$ are OFF; e) $V_7 = V_B$, so that the
 471 additional fresh transistor $M7$ is ON, while $M2$ is OFF. Under these conditions, the values of F_{IN_1}
 472 and F_{OUT_1} for $M1$ can be obtained by measuring signals $V_{HALL,IN}$, and $V_{HALL,OUT}$. As described in
 473 Section 3, in order to make the measurement robust against noise, many periods of signals $V_{HALL,IN}$
 474 and $V_{HALL,OUT}$ can be taken. The metrics F_{IN_i} and F_{OUT_i} ($i = 2, 3, 4$) are calculated in a similar way.

475 As described before in this Section, CB compares the values of F_{IN_i} and F_{OUT_i} ($i = 1, \dots, 4$) to their
 476 respective critical values $F_{IN_i_CRIT}$ and $F_{OUT_i_CRIT}$. If it is $F_{IN_i} \geq F_{IN_i_CRIT}$, or $F_{OUT_i} \geq F_{OUT_i_CRIT}$ (i
 477 $= 1, \dots, 4$), CB makes Alarm = 1, so that a proper recovery approach can be activated. Otherwise, CB
 478 keeps Alarm = 0.

479 As discussed in Subsection 3.2, when the value of R_L tends to infinite (i.e., when the output of the
480 inverter is left in a high impedance state) the inverter input and output currents tend both to 0A. Thus,
481 also all harmonics of the input/output currents tend to 0, so that the resulting values of F_{IN} and F_{OUT}
482 are meaningless. Therefore, our approach is able to estimate the MOSFETs' R_{ON} increase only in the
483 time intervals during which the current absorbed by the load is different from 0A (which corresponds
484 to an infinite load, or open circuit). In order to cope with this issue, we can simply enable our detection
485 approach only in the time intervals during which the current absorbed by the load is different from 0,
486 which occurs most of the time in PV inverters.

487 As for area overhead, our scheme requires four extra MOSFETs (M5-M8), thus some additional area
488 on the board implementing the H-bridge of the inverter. However, the area overhead required by such
489 extra transistors is very limited compared to that of the inverter electronic control circuitry, so that it
490 can be considered negligible with respect to the inverter overall area. Moreover, as reported in [36],
491 the cost of power semiconductor devices represents approximately only the 3.5% of the cost of typical
492 inverters used in PV systems. Therefore, the additional 4 MOSFETs required to implement our
493 detection strategy imply a minimal cost increase over the original PV inverter. Additionally, the four
494 additional MOSFETs required to implement our strategy can be integrated on a separate PCB board,
495 with no need to modify the inverter's design.

496 As for the power consumed by our scheme, it is negligible compared to the power consumed by the
497 inverter. In fact, the extra power consumed by our scheme is due to the signal elaboration performed
498 by CB, which is negligible compared to the power consumed/dissipated by the inverter.

499 Our strategy can be performed concurrently with the inverter normal operation in the field, thus not
500 affecting the PV system power efficiency.

501 Finally, even though our scheme has not been specifically designed to detect faults (e.g., opens or
502 shorts [16, 17]) affecting the inverter external power diodes (D1-D4), it can detect the effects of such
503 faults that result in a reduction of the PV inverter efficiency. As clarified in Section 2, these diodes
504 are normally OFF during the inverter normal operation in the field. They are used only to protect the

505 MOSFETs from possible high voltage glitches at the output of the inverter, that may occur as a
506 consequence of the non-simultaneous switching of the MOSFETs (e.g., due to possible small delays
507 among their control signals) when the inverter is driving high inductive loads.

508 In particular, as for shorts affecting the diodes, it has been shown [19, 20] that they result in a
509 significant distortion on the inverter output current, with a significant increase of its 100Hz harmonic
510 component, and a significant impact on the inverter's power delivered to the load. Since the increase
511 in the 100Hz harmonic of the inverter output current due to a diode failing as a short is higher than
512 that observed for the case of a MOSFET R_{ON} increase higher than the critical value, our scheme will
513 detect also diodes failing as shorts.

514 As for opens affecting the diodes, they do not affect the inverter output current [19, 20]. Therefore,
515 they cannot be detected by our scheme. However, since such diodes are normally OFF, these faults
516 do not affect the operation of the inverter in the field, and they do not impact the power delivered to
517 the load. However, opens affecting diodes inhibit the protection of the MOSFETs against possible
518 high voltage glitches at the output of the inverter. Consequently, the MOSFETs may successively be
519 affected by catastrophic faults (i.e., failing as opens or shorts, due to high voltage glitches at the output
520 of the inverter), with a consequent impact on the inverter's power delivered to the load. However,
521 after a MOSFET catastrophic fault, the inverter output current will present a significant distortion
522 [19, 20], with a considerable increase of its 100Hz harmonic component (which will be higher than
523 that observed for a MOSFET R_{ON} increase higher than the critical value). Therefore, although our
524 scheme does not directly detect opens affecting the diodes, it enables to detect possible MOSFET
525 catastrophic faults, that result in a reduction of the PV inverter efficiency.

526

527 **5. Conclusions**

528 In this paper, we have shown that the increase in the MOSFET ON-state resistance can be easily
529 related to the change in the harmonic components of the inverter's input/output currents. We have
530 shown that the 50Hz (100Hz) harmonic of the inverter input (output) current presents an

531 approximately linear increase, with the increase in the ON-state resistance of the MOSFETs. Our
532 analyses enable to identify the values of the harmonics of the inverter's input/output currents that
533 correspond to the critical value of MOSFET ON-state resistance.

534 Based on these results, we have then proposed an innovative strategy for the early detection (also
535 referred to as condition monitoring) of inverter faults, which enables the generation of an alarm
536 message when the ON-state resistance of any MOSFET of the inverter reaches the critical value.
537 Upon the generation of such an alarm message, recovery strategies can be activated, to enable the
538 online replacement of the affected transistors before they actually become faulty, thus avoiding
539 energy efficiency loss. Our early detection strategy can be implemented by simple modifications to
540 the inverter internal structure and using the microcontroller that is typically embedded within the
541 control circuitry of PV systems. Finally, our strategy does not require to interrupt the inverter normal
542 operation in the field, thus not affecting the PV system power efficiency.

543

544

545 **References**

546 [1] G. Susinni, S. Rizzo, F. Iannuzzo, "Two Decades of Condition Monitoring Methods for Power
547 Devices", *Electronics, MDPI*, 2021, 10(6):683.

548 [2] M. Liserre, T. Sauter, J.Y. Hung, "Future energy systems: Integrating renewable energy sources
549 into the smart power grid through industrial electronics", *IEEE Industrial Electronics Magazine*, 4
550 (1), 2010, 18-37.

551 [3] M. Singh, V. Khadkikar, A. Chandra, R.K. Varma, "Grid interconnection of renewable energy
552 sources at the distribution level with power-quality improvement features", *IEEE Transactions on*
553 *Power Delivery*, 26 (1), 2011, 307-315.

554 [4] E.A. Alsema, E. Nieuwlaar, "Energy viability of photovoltaic systems", *Energy Policy*, 28, 2000,
555 999-1010.

556 [5] R.A. Messenger, A. Abtahi, "Photovoltaic system engineering", *CRC press*, 2010.

- 557 [6] M. Omaña, D. Rossi, G. Collepalambo, C. Metra, F. Lombardi, “Faults affecting the control
558 blocks of PV arrays and techniques for their concurrent detection”, *Proceedings of the IEEE*
559 *International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems*, 2012,
560 199-204.
- 561 [7] D. Rossi, M. Omaña, D. Giaffreda, C. Metra, “Modeling and Detection of Hot-Spot in Shaded
562 Photovoltaic Cells”, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 23 (6),
563 2015, 1031 – 1039.
- 564 [8] A.F. Sherwani, J.A. Usmani, Varun, “Life cycle assessment of solar PV based electricity
565 generation systems: A review”, *Renewable and Sustainable Energy Reviews*, 14, 2010, 540-544.
- 566 [9] B. Bendid, H. Belmili, F. Krim, “A survey of the most used MPPT methods: Conventional and
567 advanced algorithms applied for photovoltaic systems”, *Renewable and Sustainable Energy Reviews*,
568 45, 2015, 637-648.
- 569 [10] M. Omaña, D. Rossi, D. Giaffreda, R. Specchia, C. Metra, M. Marzencki, B. Kaminska, “Faults
570 Affecting Energy Harvesting Circuits of Self-Powered Wireless Sensors and Their Possible
571 Concurrent Detection”, *IEEE Transactions on Very Large Scale Integrated (VLSI) Systems*, 21 (12),
572 2013, 2286 – 2294.
- 573 [11] M.E. Glavin, P.K. Chan, S. Armstrong, W.G. Hurley, “A stand-alone photovoltaic
574 supercapacitor battery hybrid energy storage system”, *IEEE Power Electronics and Motion Control*
575 *Conference*, 2008, 1688-1695.
- 576 [12] M. Bortolini, M. Gamberi, A. Graziani, “Technical and economic design of photovoltaic and
577 battery energy storage system”, *Energy Conversion and Management*, 86, 2014, 81-92.
- 578 [13] Z. Cen, P. Stewart, “Condition Parameter Estimation for Photovoltaic Buck Converters Based
579 on Adaptive Model Observers”, *IEEE Transactions on Reliability*, 66 (1), 2017, 148-160.
- 580 [14] V. A. Kuznetsova, R. S. Gaston, S.J. Bury, S.R. Strand, “Photovoltaic Reliability Model
581 Development and Validation”, *Proceedings of IEEE Photovoltaic Specialists Conference*, 2009, 432-
582 436.

- 583 [15] F. Obeidat, R. Shuttleworth, "PV Inverters Reliability Prediction", *World Applied Sciences*
584 *Journal*, 35 (2), 2017, 275 -287.
- 585 [16] F. Chan, H. Calleja, "Design Strategy to Optimize the Reliability of Grid-Connected PV
586 Systems", *IEEE Transactions on Industrial Electronics*, 56, 2009, 4465-4472.
- 587 [17] A.M. Bazzi, K.A. Kim, B.B. Johnson, P.T. Krein, A. Dominguez-Garcia, "Fault impacts on solar
588 power unit reliability", *IEEE Applied Power Electronics Conference and Exposition*, 2011, 1223-
589 1231.
- 590 [18] A. Ristow, M. Begović, A. Pregelj, A. Rohatgi, "Development of a methodology for improving
591 photovoltaic inverter reliability", *IEEE Transactions on Industrial Electronics*, 55 (7), 2008, 2581-
592 2592.
- 593 [19] M. Omaña, A. Fiore, C. Metra, "Inverters' self-checking monitors for reliable photovoltaic
594 systems", *Proceedings of Design, Automation and Test in Europe (DATE)*, 2016, 672-677.
- 595 [20] M. Omaña, A. Fiore, M. Mongitore, C. Metra, "Fault tolerant inverters for reliable photovoltaic
596 systems", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 27 (1), 2019, 20-28.
- 597 [21] Y. Peng, Y. Shen, H. Wang, "A Condition Monitoring Method for Three Phase Inverter Based on System-
598 Level Signal," in Proc. of *IEEE International Power Electronics and Application Conference and Exposition*
599 *(PEAC)*, 2018, pp. 1-5.
- 600 [22] J. Celaya, A. Saxena, P. Wysocki, S. Saha, K. Goebel, "Towards prognostics of power
601 MOSFETs: Accelerated aging and precursors of failure", *Annual Conference of the Prognostics and*
602 *Health Management Society*, 2010, 1-10.
- 603 [23] S. Dusmez, B. Akin, "An accelerated thermal aging platform to monitor fault precursor on-state
604 resistance", *IEEE International Electric Machines & Drives Conference (IEMDC)*, 2015, 1352-1358.
- 605 [24] A. Sow, S. Somaya, Y. Ousten, J. Vinassa, F. Patoureaux, "Power MOSFET active power
606 cycling for medical system reliability assessment", *Microelectronics Reliability*, 53 (9-11), 2013,
607 1697-1702.

- 608 [25] K. Pugalenth, H. Park, N. Raghavan, “ Prognosis of power MOSFET resistance degradation
609 trend using artificial neural network approach”, *Microelectronics Reliability*, 100, 2019, 113467.
- 610 [26] B. Khong, M. Legros, P. Tounsi, P. Dupuy, X. Chauffleur, C. Levade, G. Vanderschaeve, E.
611 Scheid, “Characterization and modelling of ageing failures on power MOSFET
612 devices”, *Microelectronics Reliability*, 47 (9-11), 2007, 1735-1740.
- 613 [27] S. Dusmez, H. Duran, B. Akin, “Remaining useful lifetime estimation for thermally stressed
614 power MOSFETs based on on-state resistance variation”, *IEEE Transactions on Industry
615 Applications*, 52 (3), 2016, 2554-2563.
- 616 [28] N. Mohan, T. Undeland, W. Robbins, “Power Electronics: Converters, Applications, and
617 Design”, New York: Wiley, 1995.
- 618 [29] S. B. Kjaer, J.K. Pedersen, Blaabjerg, “A Review of Single-Phase Grid-Connected Inverters for
619 Photovoltaic Modules”, *IEEE Transactions on Industry Applications*, 41, 2005, 1292-1306.
- 620 [30] <https://datasheetspdf.com/pdf/505036/STMicroelectronics/STP8NM60/1>
- 621 [31] <https://www.digitroncorp.com/Products-Overview/Rectifiers/MUR460>
- 622 [32] <https://www.analog.com/en/design-center/design-tools-and-calculators/ltspice-simulator.html>
- 623 [33] <https://www.vishay.com/docs/91015/irf510.pdf>
- 624 [34] <https://www.farnell.com/datasheets/2057853.pdf>
- 625 [35] C. Xiao, L. Zhao, T. Asada, W. G. Odendaal, J. D. van Wyk, “An Overview of Integratable
626 Current Sensor Technologies”, *38th IAS Annual Meeting on Conference Record of the Industry
627 Applications Conference*, 2, 2003, 1251-1258.
- 628 [36] “IHS iSuppli Teardown Analysis of Solar Inverter, Identifying the Cost-Reduction
629 Opportunities”, December 2011, [https://www.electronicproducts.com/ihs-isuppli-teardown-analysis-
630 of-solar-inverter-identifying-the-cost-reduction-opportunities/](https://www.electronicproducts.com/ihs-isuppli-teardown-analysis-of-solar-inverter-identifying-the-cost-reduction-opportunities/)

631
632
633

634

635

636

637

638

639

640

641

642

643

644

645

646

647

648


649

650

651

652

653



654

655 **Fig. 1** Schematic representation of the considered inverter.

656

657

658

659

660





661

662

663





664

665



(a)

(b)



(c)

(d)

666

667 **Fig. 2** Schematic representation of the inverter input/output waveforms and their Fourier series: a) I_{IN}
 668 and first components of its Fourier series for a fresh inverter; b) I_{OUT} and first components of its
 669 Fourier series for a fresh inverter; c) I_{IN} and first components of its Fourier series for a degraded
 670 inverter; d) I_{OUT} and first components of its Fourier series for a degraded inverter.

671

672

673

674


675

676

677

678

679



680

681 **Fig. 3** Harmonic components of (a) the inverter input current (I_{IN}), and (b) the inverter output current
682 (I_{OUT}), for the case of four different values of R_{ON} increase of the MOSFET M1 (Fig. 1): $\Delta R_{ON} = 0\Omega$
683 (for fresh device), $\Delta R_{ON} = 4.5\text{m}\Omega$, $\Delta R_{ON} = 12.5\text{m}\Omega$ and $\Delta R_{ON} = 45\text{m}\Omega$ ($R_{ON} = R_{ON_CRIT}$).

684

685

686

687

688

689


690

691

692

693

694
695
696
697
698
699



700

701 **Fig. 4** Results of the performed simulations showing the variation of F_{IN} (a) and F_{OUT} (b), as a function
702 of the change in the transistor ON-state resistance (ΔR_{ON}), for the case of degradation of a different
703 number of transistors composing the inverter.

704
705
706
707
708
709
710
711
712
713
714

715

716


717

718

719

720

721



722

723 **Fig. 5** Results of the performed simulations showing the variation of F_{IN} (a) and F_{OUT} (b), as function
724 of the change in the transistor ON-state resistance (ΔR_{ON}), for the case of degradation of a single
725 transistor.

726

727

728

729

730

731

732

733

734

735


736

737

738

739

740



741

742 **Fig. 6** Results of the performed simulations showing the variation of F_{IN} (a) and F_{OUT} (b), as a function
743 of the variation of the M_1 transistor ON-state resistance (ΔR_{ON}), for different values of resistive load.

744

745

746

747

748

749

750

751

752

753

754

755


756

757

758

759

760



761

762 **Fig. 7** Results of the performed simulations showing the variation of F_{IN} (a) and F_{OUT} (b), as a function
763 of the variation of the M_1 transistor ON-state resistance (ΔR_{ON}), for different values of the power
764 supply.

765

766

767

768

769

770

771

772

773

774

775

776

777

778


779

780

781

782

783



784

785

786

787

788

789

790

791

792

793

794

795

796

797

798


Fig. 8 Results of the performed simulations showing the variation of F_{IN} (a) and F_{OUT} (b), as a function of the variation of the M_1 transistor ON-state resistance (ΔR_{ON}), for different transistor models.

799

800

801

802



803

804 **Fig. 9** Results of the performed simulations showing the variation of F_{IN} (a) and F_{OUT} (b), as a function
805 of the variation of the M_1 transistor ON-state resistance (ΔR_{ON}), for different values of operating
806 temperature.

807

808

809

810

811

812

813

814

815

816

817


818

819

820

821

822



823

824 **Fig. 10** Results of the performed simulations showing the variation of F_{IN} (a) and F_{OUT} (b), as a
825 function of the variation of the M_1 transistor ON-state resistance (ΔR_{ON}), for four different
826 combinations of the initial values of the ON-state resistance (R_{ON}) of the inverter transistors.

827

828

829

830

831

832

833

834

835

836

837


838

839

840

841

842



843

844 **Fig. 11** Results of the performed simulations showing the variation of the corrected parameters F_{IN}^*
845 (a) and F_{OUT}^* (b), as a function of the variation of the M_1 transistor ON-state resistance (ΔR_{ON}), for
846 four different combinations of initial values of the ON-state resistance (R_{ON}) of the inverter
847 transistors.

848

849

850

851

852

853

854

855

856

857

858


859

860

861

862

863



864

865 **Fig. 12** Results of the performed simulations reporting the effects of noise on F_{OUT} : (a) Standard
866 deviation of the F_{OUT} distribution, as a function of noise amplitude; (b) Standard deviation of the F_{OUT}
867 distribution, as a function of the number of considered I_{OUT} periods; (c) Distribution of F_{OUT} for four
868 different values of transistor R_{ON} ; (d) Mean value of the F_{OUT} distribution, as a function of the
869 transistor R_{ON} increase for four different values of noise peak amplitude.

870

871

872


873

874

875

876

877



878

879 **Fig. 13** Innovative algorithm used by our proposed strategy to early detect the increase in R_{ON} of

880 MOSFET transistors of PV inverters.

881

882

883

884

885


886

887

888

889

890



891

892 **Fig. 14** Modifications to the inverter structure (Fig. 1) to implement our proposed early detection

893 strategy.

894

895

896

897

898

899

900

901

902

903

904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927

Table 1 Sensitivity of F_{IN} and F_{OUT} to R_{ON} increase (ΔR_{ON}) in the case of aging affecting a different number of MOSFETs in the inverter circuit.

Aged transistors	$\frac{\partial F_{IN}}{\partial \Delta R_{ON}} (m\Omega^{-1})$	$\frac{\partial F_{OUT}}{\partial \Delta R_{ON}} (m\Omega^{-1})$
M1	$135.94 \cdot 10^{-3}$	$18 \cdot 10^{-3}$
M1 M2	$50.3 \cdot 10^{-3}$	$7.9 \cdot 10^{-3}$
M1 M4	$0.289 \cdot 10^{-3}$	$0.08 \cdot 10^{-3}$
M1 M2 M3 M4	$0.442 \cdot 10^{-3}$	$0.08 \cdot 10^{-3}$

928

929

930

931 **Table 2** Sensitivity of F_{IN} and F_{OUT} to R_{ON} increase (ΔR_{ON}) in the case of aging affecting a single

932

MOSFET in the inverter circuit.

Aged transistor	$\partial F_{IN}/\partial \Delta R_{ON} (m\Omega^{-1})$	$\partial F_{OUT}/\partial \Delta R_{ON} (m\Omega^{-1})$
M1	$135.94 \cdot 10^{-3}$	$18 \cdot 10^{-3}$
M2	$85.59 \cdot 10^{-3}$	$19.35 \cdot 10^{-3}$
M3	$89.17 \cdot 10^{-3}$	$18.69 \cdot 10^{-3}$
M4	$135.6 \cdot 10^{-3}$	$18.27 \cdot 10^{-3}$

933

934

935

936

937

938

939

940

941

942

943

944

945

946

947

948

949

950

951

952

953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977

Table 3 Sensitivity of F_{IN} and F_{OUT} to R_{ON} increase (ΔR_{ON}) in the case of different values of the resistive load R_L .

$R_L (\Omega)$	$\partial F_{IN} / \partial \Delta R_{ON} (m\Omega^{-1})$	$\partial F_{OUT} / \partial \Delta R_{ON} (m\Omega^{-1})$
1	$135.94 \cdot 10^{-3}$	$18 \cdot 10^{-3}$
1.4	$120.1 \cdot 10^{-3}$	$17.29 \cdot 10^{-3}$
1.8	$106.84 \cdot 10^{-3}$	$17.04 \cdot 10^{-3}$

978

979

980

981 **Table 4** Sensitivity of F_{IN} and F_{OUT} to R_{ON} increase (ΔR_{ON}) in the case of different values of the

982

power supply voltage (V_{cc}).

V_{cc} (V)	$\partial F_{IN}/\partial \Delta R_{ON}$ ($m\Omega^{-1}$)	$\partial F_{OUT}/\partial \Delta R_{ON}$ ($m\Omega^{-1}$)
10	$135.94 \cdot 10^{-3}$	$18 \cdot 10^{-3}$
50	$185.73 \cdot 10^{-3}$	$12.73 \cdot 10^{-3}$
200	$200.82 \cdot 10^{-3}$	$11.24 \cdot 10^{-3}$

983

984

985

986

987

988

989

990

991

992

993

994

995

996

997

998

999

1000

1001

1002

1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027

Table 5 Sensitivity of F_{IN} and F_{OUT} to R_{ON} increase (ΔR_{ON}) in the case of different transistor devices.

Transistor model	$\partial F_{IN}/\partial \Delta R_{ON} (m\Omega^{-1})$	$\partial F_{OUT}/\partial \Delta R_{ON} (m\Omega^{-1})$
RHU003N03 $V_{ds,max}=30V$	$125.98 \cdot 10^{-3}$	$18.04 \cdot 10^{-3}$
IRF510 $V_{ds,max}=100V$	$117.58 \cdot 10^{-3}$	$19.14 \cdot 10^{-3}$
STP8NM60 $V_{ds,max}=650V$	$135.94 \cdot 10^{-3}$	$18 \cdot 10^{-3}$

1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051

Table 6 Sensitivity of F_{IN} and F_{OUT} to R_{ON} increase (ΔR_{ON}) in the case of different operative temperatures (T).

T (°C)	$\partial F_{IN}/\partial \Delta R_{ON}$ (m Ω^{-1})	$\partial F_{OUT}/\partial \Delta R_{ON}$ (m Ω^{-1})
15	$137.01 \cdot 10^{-3}$	$18.38 \cdot 10^{-3}$
27	$135.94 \cdot 10^{-3}$	$18 \cdot 10^{-3}$
38	$137.42 \cdot 10^{-3}$	$17.81 \cdot 10^{-3}$
70	$134.36 \cdot 10^{-3}$	$17.71 \cdot 10^{-3}$
120	$123.87 \cdot 10^{-3}$	$18.59 \cdot 10^{-3}$

1052

1053

1054

1055

1056

1057

1058

1059

Table 7 Relative variation of F_{IN} and F_{OUT} for four different number of analysed periods (5, 30, 60 and 100) and four different noise levels (0.01A, 0.05A, 0.2A and 0.5A).

Noise [A]	Input current I_{IN}				Output current I_{OUT}			
	5 periods	30 periods	60 periods	100 periods	5 periods	30 periods	60 periods	100 periods
0.01	0.005903	0.002419	0.001540	0.001173	0.021131	0.007324	0.005700	0.004531
0.05	0.025067	0.011316	0.008316	0.006771	0.104254	0.042054	0.025633	0.020249
0.2	0.127359	0.042950	0.036231	0.027316	0.311237	0.144780	0.105939	0.083660
0.5	0.235996	0.125199	0.077709	0.071284	0.711855	0.364116	0.289329	0.207763

1060

1061

1062

1063

1064

1065

1066

1067

1068

1069

1070

1071

1072

1073

1074

1075

1076

1077

1078

1079

1080

1081

1082 **Table 8** Maximum error in the estimation of R_{ON} at the critical value for four different number of
 1083 analysed periods (5, 30, 60 and 100) and four different noise levels (0.01A, 0.05A, 0.2A and 0.5A).

Noise [A]	Input current I_N				Output current I_{OUT}			
	5 periods	30 periods	60 periods	100 periods	5 periods	30 periods	60 periods	100 periods
0.01	12 $\mu\Omega$	12 $\mu\Omega$	9 $\mu\Omega$	7 $\mu\Omega$	86 $\mu\Omega$	65 $\mu\Omega$	41 $\mu\Omega$	23 $\mu\Omega$
0.05	18 $\mu\Omega$	17 $\mu\Omega$	17 $\mu\Omega$	15 $\mu\Omega$	200 $\mu\Omega$	181 $\mu\Omega$	143 $\mu\Omega$	34 $\mu\Omega$
0.2	62 $\mu\Omega$	51 $\mu\Omega$	47 $\mu\Omega$	46 $\mu\Omega$	2.57m Ω	813 $\mu\Omega$	511 $\mu\Omega$	207 $\mu\Omega$
0.5	1.66m Ω	424 $\mu\Omega$	220 $\mu\Omega$	58 $\mu\Omega$	>40m Ω	5.88m Ω	2.77m Ω	435 $\mu\Omega$

1084

1085

1086