

Alma Mater Studiorum Università di Bologna  
Archivio istituzionale della ricerca

TCAD Modeling of the Dynamic VTH Hysteresis Under Fast Sweeping Characterization in p-GaN Gate HEMTs

This is the final peer-reviewed author's accepted manuscript (postprint) of the following publication:

*Published Version:*

Tallarico A.N., Millesimo M., Bakeroot B., Borga M., Posthuma N., Decoutere S., et al. (2022). TCAD Modeling of the Dynamic VTH Hysteresis Under Fast Sweeping Characterization in p-GaN Gate HEMTs. IEEE TRANSACTIONS ON ELECTRON DEVICES, 69(2), 507-513 [10.1109/TED.2021.3134928].

*Availability:*

This version is available at: <https://hdl.handle.net/11585/844683> since: 2022-01-23

*Published:*

DOI: <http://doi.org/10.1109/TED.2021.3134928>

*Terms of use:*

Some rights reserved. The terms and conditions for the reuse of this version of the manuscript are specified in the publishing policy. For all terms of use and more information see the publisher's website.

This item was downloaded from IRIS Università di Bologna (<https://cris.unibo.it/>).  
When citing, please refer to the published version.

(Article begins on next page)

This is the post-print peer-review accepted manuscript of:

A. N. Tallarico *et al.* " TCAD Modeling of the Dynamic Hysteresis Under Fast Sweeping Characterization in p-GaN Gate HEMTs" in *IEEE Transactions on Electron Devices*, Early Access, December 2021, DOI: 10.1109/TED.2021.3134928.

The published version is available online at:

<https://ieeexplore.ieee.org/document/9662229>

© 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

# TCAD Modeling of the Dynamic $V_{TH}$ Hysteresis under Fast Sweeping Characterization in p-GaN Gate HEMTs

A. N. Tallarico, M. Millesimo, B. Bakeroot, M. Borga, N. Posthuma, S. Decoutere, E. Sangiorgi, Fellow, IEEE, and C. Fiegna

**Abstract**—TCAD modeling of the dynamic threshold voltage shift (hysteresis) occurring under fast sweeping characterization in Schottky-type p-GaN gate HEMTs is reported, to the best of our knowledge, for the first time. Dynamic  $V_{TH}$  hysteresis has been first experimentally characterized under different sweeping times, temperatures, and AlGaIn barrier configurations. Then, TCAD simulations have been carried out, reproducing the experimental evidences and understanding the microscopic mechanisms responsible for such effect. In particular, nonlocal tunneling models implemented in Sentaurus TCAD, defined at the gate Schottky contact and assisted by traps in the AlGaIn barrier layer, have been adopted and properly tuned against experiments. Results show that the dynamic  $V_{TH}$  hysteresis is mainly caused by the time-dependent hole charging/discharging processes in the floating p-GaN layer, which are governed by the Schottky and AlGaIn barrier leakage current components.

**Index Terms**— p-GaN gate HEMT, dynamic  $V_{TH}$  hysteresis, TCAD modeling, tunneling model, gate leakage, charge trapping.

## I. INTRODUCTION

HIGH-electron-mobility transistors (HEMTs) are promising candidates for the next generation of smart, high frequency and high power density applications [1-3]. Among various GaN-based technologies, the most commercialized normally-OFF architecture features a metal/p-GaN/AlGaIn/GaN gate stack grown, through a transition layer, on a low-cost and large-size silicon substrate, as it offers a good trade-off between performance, reliability and cost [4, 5]. However, the complex gate stack represents critical performance and reliability concerns because of the floating p-GaN layer with a mobile charge that is modulated by means of carrier injection, tunneling and trapping processes, causing the alteration, recoverable or permanent, of the electrical characteristics of the

transistor.

In the last years, a significant effort has been devoted to the analysis of the p-GaN gate reliability by means of both static and dynamic stress/characterization tests [6-10]. In this paper, large emphasis is placed on the dynamic threshold voltage shift ( $\Delta V_{TH}$ ) phenomenon observed under fast transient and/or pulsed stress/characterization.

Tang et al. [11] reported about an electron injection and trapping in the gate stack under pulse forward gate bias, causing positive  $\Delta V_{TH}$ , whereas the hole injection in the GaN channel results in an increase of gate leakage.

In [12] a technique has been developed to evaluate the transient  $V_{TH}$  behavior, in a time window from 10  $\mu$ s to 100 s, under positive gate bias stress, proposing the occurrence of: i) electron trapping at the AlGaIn/GaN interface; ii) hole accumulation at the p-GaN/AlGaIn interface; iii) hole trapping in the AlGaIn barrier; iv) hole depletion of the p-GaN layer.

He et al. [13] reported a positive  $\Delta V_{TH}$  under fast-dynamic-forward gate stress and a monotonous frequency dependency from 10 Hz to 1 MHz, attributed to charge storage/release in/from the floating p-GaN or AlGaIn barrier layer.

Similar dynamic  $V_{TH}$  drift related processes have been reported also in the case of p-GaN HEMT subjected to high pulse drain voltages [14-16], i.e. charge storage mechanisms in the floating p-GaN layer, proposing also a Spice-compatible equivalent-circuit model [17].

Finally, in [18] a dynamic  $V_{TH}$  hysteresis/instability under fast sweeping characterization has been reported. In particular, as the  $I_d V_g$  sweeping time decreases from 5 ms to 5  $\mu$ s the fully recoverable  $V_{TH}$  hysteresis deteriorates from 22.6 mV to 1.76 V, suggesting an ionization process of the acceptor-like traps in the p-GaN depletion region.

In this paper, the microscopic mechanisms causing the dynamic  $V_{TH}$  hysteresis occurring under fast sweeping characterization

This paragraph of the first footnote will contain the date on which you submitted your paper for review.

Part of this work is funded by iRel40. iRel40 is a European co-funded innovation project that has been granted by the ECSEL Joint Undertaking (JU) under grant agreement No 876659. The funding of the project comes from the Horizon 2020 research programme and participating countries. National funding is provided by Germany, including the Free States of Saxony and Thuringia, Austria, Belgium, Finland, France, Italy, the Netherlands, Slovakia, Spain, Sweden, and Turkey.

A. N. Tallarico, M. Millesimo, E. Sangiorgi, and C. Fiegna are with the Advanced Research Center on Electronic System, Department of Electrical,

Electronic, and Information Engineering, University of Bologna, Campus of Cesena, 47521 Cesena, Italy (e-mail: [a.tallarico@unibo.it](mailto:a.tallarico@unibo.it); [maurizio.millesimo2@unibo.it](mailto:maurizio.millesimo2@unibo.it); [enrico.sangiorgi@unibo.it](mailto:enrico.sangiorgi@unibo.it); [claudio.fiegna@unibo.it](mailto:claudio.fiegna@unibo.it))

B. Bakeroot is with CMST, imec and Ghent University, Ghent University, B-9052, Belgium (e-mail: [Benoit.Bakeroot@imec.be](mailto:Benoit.Bakeroot@imec.be)).

M. Borga, N. Posthuma, and S. Decoutere are with imec vzw, B-3001 Leuven, Belgium (e-mail: [Matteo.Borga@imec.be](mailto:Matteo.Borga@imec.be); [Niels.Posthuma@imec.be](mailto:Niels.Posthuma@imec.be); [Stefaan.Decoutere@imec.be](mailto:Stefaan.Decoutere@imec.be)).

TABLE I  
ALGaN BARRIER PROPERTIES AND ADOPTED NONLOCAL TUNNELING MODEL PARAMETERS FOR DUTS

PROCESS	AlGa <sub>N</sub> Barrier Layer			NonLocal Trap Assisted Tunneling Model			
	Al content (%)	Thickness (nm)	Trap Conc. (cm <sup>-3</sup> eV <sup>-1</sup> )	m <sub>TE</sub> = m <sub>TH</sub>	V <sub>T</sub> (μm <sup>3</sup> )	S (one)	ħω (eV)
1A	25	12.5	2.7·10 <sup>18</sup>	0.2	4·10 <sup>-5</sup>	1	0.175
2A	25	Thicker than 1A	2.7·10 <sup>18</sup>	0.14	4·10 <sup>-5</sup>	1	0.175
2B	Lower than 1A/2A	Same as 2A	2.45·10 <sup>18</sup>	0.14	4·10 <sup>-5</sup>	1	0.175
3C	Lower than 2B	Thicker than 2A/2B	2·10 <sup>18</sup>	0.11	4·10 <sup>-5</sup>	1	0.175
3D	Lower than 3C	Same as 3C	1.8·10 <sup>18</sup>	0.11	4·10 <sup>-5</sup>	1	0.175

have been modeled, for the first time, by means of physics-based TCAD simulations, revealing the time-dependent charging/discharging processes of the floating p-GaN layer as the root cause for such effect.

## II. DUT AND CHARACTERIZATION TECHNIQUE

Devices under test (DUTs) have been grown by metalorganic chemical vapor deposition (MOCVD) on 200-mm GaN-on-Si substrate by *imec*. The epi-stack consists of 200 nm AlN nucleation layer, 1.65 μm (Al)Ga<sub>N</sub> superlattice layer, 1 μm C-doped Ga<sub>N</sub> back barrier, 400 nm undoped Ga<sub>N</sub> channel layer, different AlGa<sub>N</sub> barrier configurations in terms of thickness and Aluminum (Al) content, 80 nm Mg-doped p-GaN layer with a dopant concentration of  $\sim 3 \cdot 10^{19}$  cm<sup>-3</sup>. Additional process details can be found in [19]. The reference device (namely process 1A) features a 12.5 nm thick AlGa<sub>N</sub> barrier with 25% of Al content. Then, moving from 1 to 3 indicates thicker AlGa<sub>N</sub>, whereas from A to D implies lower Al% (see Table I).

The fast sweeping characterization has been performed with a Keysight B1530A Waveform Generator/ Fast Measurement Unit (WGFMU). To measure the dynamic V<sub>TH</sub> hysteresis, two fast gate voltage ramps, from 0 V to 6 V and back to 0 V without dead times, have been applied in sequence with 50 mV constant drain voltage, and source shorted with substrate to ground. The sweeping times of the two voltage ramps, namely t<sub>RISE</sub> and t<sub>FALL</sub>, are set to the same value, and range from 2 μs to 20 μs. The choice of 6 V as maximum gate voltage (V<sub>G</sub>) has been determined by considering the results obtained in [18], where a V<sub>G</sub>-dependency of the V<sub>TH</sub> hysteresis has been observed up to 6 V, showing the maximum V<sub>TH</sub> shift and a saturation for higher values. Moreover, V<sub>G</sub> = 6 V is close to the maximum applicable gate voltage for the p-GaN gate technology currently available on the market.

## III. TCAD MODELS FOR LEAKAGE CURRENTS

Sentaurus TCAD [20] has been adopted to simulate the dynamic threshold voltage hysteresis and its dependency on the sweeping time, temperature and AlGa<sub>N</sub> barrier configuration.

As reported in [21], the threshold voltage of a p-GaN gate HEMT is strongly influenced by the gate leakage, more in detail, by the balance between the metal to p-GaN Schottky diode and the p-GaN/AlGa<sub>N</sub>/Ga<sub>N</sub> (PiN) diode leakage components. The dominating diode, featuring the lowest leakage current, establishes how much gate current flows and the charging state of the floating p-GaN layer, determining the V<sub>TH</sub> value. Consequently, accounting for accurate gate leakage mechanisms in the simulation is of paramount importance.

Therefore, in addition to thermionic emission contribution, nonlocal tunneling models [20] have been adopted and defined for both diodes.

In particular, hole tunneling from metal to p-GaN valence band is modeled at the Schottky gate contact (Fig. 1), assuming a single-band parabolic band structure, using a WKB-based model for the tunneling probability. The effective hole tunneling mass has been tuned by fitting the measured gate leakage in the V<sub>G</sub>-range where the reverse Schottky diode is dominant, i.e. V<sub>G</sub> > ~ 3 V in the case of our devices.

In the case of p-GaN/AlGa<sub>N</sub>/Ga<sub>N</sub> diode, a nonlocal trap assisted tunneling has been modeled inside the AlGa<sub>N</sub> barrier. In particular, acceptor traps have been placed in the AlGa<sub>N</sub> barrier and coupled to nearby interfaces by tunneling. The latter, as shown in Fig. 1, is allowed for both electrons and holes coming from 2DEG (two-dimensional electron gas) and 2DHG (two-dimensional hole gas), respectively, and includes both inelastic phonon-assisted and elastic processes.

The acceptor traps, with a concentration of  $\sim 10^{18}$  cm<sup>-3</sup>eV<sup>-1</sup> (see Table I), have been uniformly distributed in both energy and spatial domains. In particular, the energy window shown in Fig. 1 by means of dashed line has been adopted for the AlGa<sub>N</sub> barrier. It is worth noting that, such density and distribution might not be realistic, but it is needed to accurately reproduce the experimental V<sub>TH</sub> hysteresis on devices featuring different AlGa<sub>N</sub> barrier variants and under different thermal and electrical conditions. One possible hypothesis is that threading dislocations are the root cause for the tunneling through the AlGa<sub>N</sub> barrier, as reported in the case of AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructures grown on Si-substrate by means of MOVCD [22-24]. In our case, such a possible effect is being modeled through tunneling assisted by traps, which are discretized in space and energy, hence the model parameters reported in table I might be misaligned with typical values reported in the




Fig. 1. Schematic of band diagram at V<sub>G</sub> = 0 V, showing the tunneling component and the spatial and energy window of the acceptor traps placed in the AlGa<sub>N</sub> barrier layer (dashed line).




Fig. 2. Measured (symbols) and simulated (lines)  $I_dV_g$  transfer characteristics with related  $V_{TH}$  hysteresis under fast sweeping characterization (from 0 V to 6 V in 5  $\mu$ s) on devices featuring different AlGaN barrier configurations in terms of thickness and Al content. Process 1A features a 12.5 nm thick AlGaN barrier with Al = 25%. Moving from 1 to 3 indicates thicker AlGaN, whereas from A to D implies lower Al%.




Fig. 3. Measured (symbols) and simulated (lines)  $I_dV_g$  transfer characteristics (top) and gate leakage characteristics (bottom) under slow sweeping characterization (from 0 V to 6 V in 1.2 s) on devices featuring different AlGaN barrier configurations in terms of thickness and Al content. Process 1A features a 12.5 nm thick AlGaN barrier with Al = 25%. Moving from 1 to 3 indicates thicker AlGaN, whereas from A to D implies lower Al%.

literature.

Finally, the effective electron ( $m_{e^*}$ ) and hole ( $m_{h^*}$ ) tunneling masses, the interaction volume of the trap ( $V_T$ ), the Huang-Rhys factor ( $S$ ), and the energy of the phonons involved in the transition ( $\hbar\omega$ ) have been properly tuned, and summarized in Table I, to reproduce the dynamic  $V_{TH}$  hysteresis and the transfer characteristics under slow and fast transient characterization.

#### IV. RESULTS AND DISCUSSION

##### A. Experiments vs TCAD Simulations

Fig. 2 shows the measured (symbols) and simulated (lines)  $I_dV_g$  characteristics under fast (5  $\mu$ s) sweeping characterization on devices featuring different AlGaN barrier configurations. TCAD simulations accurately reproduce  $I_dV_g$  and related  $V_{TH}$  hysteresis on different devices. Moreover, it is observed that the amount of dynamic  $V_{TH}$  hysteresis strongly depends on the choice of the AlGaN barrier, since it plays a role in the leakage balance between the Schottky and the PiN (AlGaN barrier related) diodes. The mechanisms behind these observations will

be discussed in the subsections IV.B and IV.C.

Fig. 3 shows the measured (symbols) and simulated (lines)  $I_dV_g$  (top) and  $I_gV_g$  (bottom) characteristics under slow (1.2 s) sweeping characterization on devices featuring different AlGaN barrier configurations, highlighting a good matching. The different ON-resistance values observed in the case of highest Al content (process 1A and 2A) might be ascribed to the access regions, probably due to a different concentration or energy distribution of donor traps located at the AlGaN/passivation interface. Additional calibration of the passivation related interfaces is possible, but was not considered here as it does not add to the discussion at hand.

When a relatively slow sweeping characterization is adopted no  $V_{TH}$  hysteresis is observed, as reported in [18] for sweeping times longer than 1 ms. Note, the difference between simulated and measured gate leakage characteristic, for  $V_G \leq \sim 2.5$  V, is attributed to an edge leakage component observed in real devices up to  $V_G \sim V_{TH}$  (i.e. up to 2DEG formation), which is not easy to account for in a 2D-simulation. In particular, by characterizing devices with different gate area, the related



leakage does not scale with the area for  $V_G < 2$  V.

TCAD simulations have been performed also with different sweeping times (2, 5, 10, and 20  $\mu$ s) to verify its effect on the  $V_{TH}$  hysteresis, as shown in Fig. 4 and widely reported in [18]. As noticeable, such feature is accurately reproduced by simulation. Furthermore, in addition to amount of dynamic  $\Delta V_{TH}$ , also the different drain current dynamic, observed by ramping up  $V_G$  (black circles) with different sweeping times, is nicely reproduced.

Finally, the temperature dependency of the dynamic  $V_{TH}$  hysteresis has been investigated by adopting a 5  $\mu$ s sweeping time from 0 to 6 V. It is worth reminding that the fast characterization is symmetric in terms of sweeping times, i.e.  $t_{RISE} = t_{FALL} = 5$   $\mu$ s in this case. A negligible temperature dependency is observed in Fig. 5 for both experimental and simulation analyses, although, as well known, the threshold voltage and the gate leakage are two temperature-dependent transistor parameters. However, the  $V_{TH}$  hysteresis, hence the charging/discharging state of the floating p-GaN layer (discussed in the next subsection), does not depend on the absolute value of the gate current but on the relative balance between the Schottky and PiN diode leakage components. If the temperature dependency of such two components is similar, their balance is unaffected. Overall, the dynamic  $V_{TH}$  hysteresis and its dependencies on the sweeping time, temperature and device process have been reported and reproduced by TCAD




Fig. 4. Measured (symbols) and simulated (lines)  $I_d V_g$  transfer characteristics with related  $V_{TH}$  hysteresis under different fast sweeping characterization in the case of devices featuring Process 2B.




Fig. 5. Negligible experimental (squares) and simulated (circles) temperature dependency of the dynamic  $V_{TH}$  hysteresis evaluated with a sweeping time of 5  $\mu$ s from 0 V to 6 V, in the case of devices featuring Process 2B.

simulations, proving a quite accurate TCAD modeling.

### B. Theoretical considerations

The question arises whether the measured and/or simulated  $V_{TH}$  hysteresis effects are due to charging of the p-GaN layer and/or trapping of charges. The charging (or discharging) of such layer occurs because it is a (semi-)floating node.

On the one hand, holes are provided by the metal contact, acting as a source for holes for both the (quasi-)neutral region in the p-GaN layer and for the 2DHG at the p-GaN/AlGaIn interface. On the other hand, holes are lost inevitably once the gate voltage is high, since this (slightly) forward biases the p-GaN/AlGaIn/2DEG ‘‘PiN’’ diode, whereby holes are emitted into the AlGaIn and/or electrons are emitted into the p-GaN (upon which they recombine with the holes in the p-GaN and therefore also change the number of holes in this layer). Note that the necessary condition for these mechanisms is that the p-GaN layer is not completely depleted. This is the case in the DUTs as the p-GaN is highly doped and thus, the depletion region width coming from the Schottky-metal/p-GaN interface never reaches the 2DHG (even under high forward gate bias).

As thought experiment, let us assume that the Schottky contact is ideal, i.e. there is no hole supply; and that the AlGaIn barrier blocks all hole loss. Then, the p-GaN gate structure should work flawlessly: the charge that is needed to modulate the 2DEG is fully provided by the accumulation of holes in the 2DHG: that is  $\Delta\sigma_{2DHG} = \Delta\sigma_{2DEG}$  (see also discussion in [21]). Since the holes are the majority carriers in the p-GaN, the supply to the accumulation layer is fast (in the order of the dielectric relaxation time of GaN) and the carriers originate from the depletion layer at the Schottky contact. As such, the p-GaN gate structure works as a perfect charge pump (or capacitive voltage divider): the holes are ‘pumped’ from the depletion layer to the 2DHG and back in a very fast manner. Yet this ideal situation is disturbed by leakage currents both through the AlGaIn barrier and at the Schottky contact. As such, the voltage dividing properties will alter, and the ‘internal’ p-GaN electrostatic potential will depend on how fast holes are supplied, or leaking away, which is governed by particular leakage mechanisms that also change depending on the gate bias – as will be exemplified in the next subsection.

Another mechanism that might cause  $V_{TH}$  hysteresis or shifts is the trapping of charges either in the AlGaIn barrier or at its interfaces. One can easily assess the value of the  $V_{TH}$  hysteresis or shift as it is given by [25]:

$$\Delta V_{TH} = -\frac{1}{C_b} \left[ \frac{1}{t_b} \int_0^{t_b} x \rho(x) dx \right],$$

where  $t_b$  and  $C_b$  are the thickness and the capacitance value of the AlGaIn barrier, respectively; and  $\rho(x)$  is the trapped charge density in the AlGaIn barrier. If one assumes, for the sake of simplicity, a constant distribution ( $\rho(x) = \rho_b$ ) of trapped charge as a function of the depth  $x$ , then  $\Delta V_{TH} = -t_b \rho_b / 2C_b$ . The observed  $V_{TH}$  hysteresis values would require a trapped charge density as large as  $\sim 9 \times 10^{18} \text{cm}^{-3}$ , which is unrealistic. Note as well that the trap settings in the simulations were as such that a maximum density value of 4 to  $5 \times 10^{18} \text{cm}^{-3}$  was defined in the barrier, yet the hysteresis effects match well with the measurements. Hence, this is already an important indication that charge trapping alone cannot explain the (full)  $V_{TH}$  hysteresis values. Theoretically, all trapped charge could

reside at the AlGaIn/GaN interface, and then the effect on the threshold voltage shift is twice as large, i.e.:  $\Delta V_{TH} = \sigma_{it}/C_b$ , with  $\sigma_{it}$  the *trapped charge* at the interface states. Again, this is considered to be an unrealistically high value for an interface between two semiconductors epitaxially grown in one process step (i.e. without air break).

These considerations let us conclude that trapped charges alone cannot explain the  $V_{TH}$  hysteresis effects as observed, and that the charging of the p-GaN layer is an important mechanism as will be illustrated in the next subsection.

### C. Physical Insights based on TCAD simulations

Fig. 6 shows the simulated electrostatic potential monitored, during the  $V_G$ -sweep, in the middle of the floating p-GaN layer (at 40 nm away from gate metal and pGaIn/AlGaIn interface), in a region where the carrier density is constant since it is far away from the Schottky depletion region and the 2DHG layer. This p-GaN potential is a function of the applied gate voltage and of the mobile charge present in the p-GaN layer. The latter is strongly dependent on the balance between the Schottky diode and the AlGaIn barrier (PiN diode) leakage. In particular, the p-GaN layer can be charged by hole injection/tunneling from gate metal, and discharged by hole tunneling/emission through the AlGaIn barrier. For the DUTs, simulations revealed that hole discharging through the AlGaIn barrier is dominated by tunneling and thermionic emission for  $V_G$  lower and higher than  $\sim 4$  V, respectively.

The quasi-stationary condition (blue lines) shown in Fig. 6 represents the reference case in which all possible transients for each  $V_G$  value are completed. In fact, as expected, the p-GaN potential is the same during the  $V_G$  ramp up (solid line) and ramp down (dashed line, not observable as on top of the solid blue line). Similar behavior is observed in the case of slow transient characterization (from 0 V to 6 V in 1.2 s) except for a small difference in the subthreshold region ( $V_G < 1.5$  V), whereas, in the case of fast transient (red), a significant difference is observed. In particular, the electrostatic potential of the p-GaN layer is lower during the  $V_G$  ramp down. The reason of such behavior is a different charging state of the floating p-GaN layer occurring during the transient sweeps, since the hole emission or tunneling through the AlGaIn barrier PiN diode is time-dependent.




Fig. 6. Simulated electrostatic potential of the floating p-GaN layer as a function of the  $V_G$  swept with different times. Quasistationary represents the reference case, whereas fast and slow transients reproduce the experiments reported in Figs. 2 and 3 (solid lines = ramp up, dashed lines = ramp down).




Fig. 7. Simulated two-dimensional hole gas (2DHG) volumetric charge, extrapolated at 1 nm from p-GaN/AlGaIn interface as a function of the gate voltage swept with different times. As for Fig. 6, quasistationary represents the reference case, whereas fast and slow transients reproduce the experiments reported in Figs. 2 and 3.

Fig. 7 strengthens this hypothesis, showing the 2DHG volumetric charge (holes accumulated close to p-GaN/AlGaIn interface), extrapolated at 1 nm from p-GaN/AlGaIn interface, as a function of the gate voltage, in the same conditions as reported for Fig. 6. A difference is observed for  $V_G > V_{TH}$  in the case of fast transient simulation, with a lower 2DHG during the  $V_G$  ramp down (dashed line) with respect to ramp up (solid line). The 2DHG reduction is caused by the holes tunneling/emission through the AlGaIn barrier and/or by the electrons tunneling/emission from 2DEG, which in turn can recombine with holes at the p-GaN/AlGaIn interface. The difference between slow and fast transient is ascribed to time-dependent charging and discharging processes.

Fig. 8 shows the electron trapping/de-trapping in the AlGaIn barrier layer during the  $V_G$  ramp up and down, in the case of slow and fast transient simulation. Note that the slow transient is the same as the quasi-stationary result (not shown) except for a small difference in the subthreshold region ( $V_G < 1.5$  V).

Fig. 8 shows that independently of the sweeping speed (fast or slow), the amount (peak) of charge trapping is similar, showing a peak at  $V_G \sim V_{TH}$  (see Fig. 2c), meaning that an electron trapping saturation occurs when the 2DEG is formed.




Fig. 8. Simulated electron trapped charge density in the AlGaIn barrier layer as a function of the gate voltage swept with different times. Fast and slow transient represent a  $V_G$  sweeping time of 5  $\mu$ s and 1.2 s from 0 V to 6 V, respectively. RU and RD stand for ramp up and ramp down.




Fig. 9. Spatial distribution of the electron trapping/de-trapping charge along the AlGaIn barrier layer, monitored during the fast sweeping ramp up and down at  $V_G \sim V_{TH}$ , i.e. the bias at which the peak of the trapped charge density occurs (see Fig. 8), and evaluated with respect to  $\rho(x)$  at  $V_G = 0$  V

Moreover, part of such charge remains trapped only in the case of fast ramp down transient. However, the dynamics of the  $V_{TH}$  hysteresis cannot be directly ascribed to charge trapping in the AlGaIn barrier. In particular, in the case of fast transient simulation, where the largest  $V_{TH}$  hysteresis is observed, the amount of trapped electron density during  $V_G$  ramp up (empty circles) and ramp down (empty squares) are similar, but they occur at different  $V_G$ , which roughly correspond to the related  $V_{TH}$  (see Fig. 2c). As a result, the device shows two different  $V_{TH}$  values (during ramp up and down) but the amount of trapped charge in the AlGaIn barrier is similar, meaning that  $V_{TH}$  difference cannot be directly ascribed to the electrostatic effect of this trapped charge. This is further confirmed by the spatial distribution of the electron trapped/de-trapped charge density within the AlGaIn barrier (Fig. 9), monitored at  $V_G \sim V_{TH}$ , i.e. the bias at which the peak of electron charge trapped density occurs (Fig. 8). In addition to amount of charge trapping, also the spatial distribution is similar. Furthermore, by looking at the 2DHG shown in Fig. 7, a similar density is shown at  $V_G \sim V_{TH}$ , i.e.  $2.3 \cdot 10^{19} \text{ cm}^{-3}$  with  $V_G = 2.2$  V during ramp up and  $V_G = 3.5$  V during ramp down. As a result, the charging effect of the floating p-GaN layer represents the dominant root cause of the dynamic threshold voltage hysteresis. However, it is worth noting that, the p-GaN layer charging/discharging is strongly dependent on the tunneling component through the AlGaIn barrier layer, which on its turn is a function of the trapping mechanisms within the barrier. Therefore, an indirect role of the charge trapping mechanisms in the AlGaIn barrier layer on the dynamic  $V_{TH}$  hysteresis should be recognized.

## V. CONCLUSION

A combined experimental and simulation analysis, aimed at understanding the mechanisms responsible for the dynamic threshold voltage hysteresis, occurring under fast sweeping characterization in p-GaN gate HEMTs, has been reported.

Nonlocal tunneling TCAD models, implemented in Synopsys' Sentaurus simulator, have been properly tuned against experiments to reproduce the gate leakage and the related dynamic  $V_{TH}$  hysteresis. This TCAD approach has been validated on devices featuring different AlGaIn barrier configurations, and considering different temperatures and

sweeping times.

Simulations have revealed that the time-dependent charging/discharging processes of the floating p-GaN layer represent the root cause of the dynamic  $V_{TH}$  hysteresis, whereas the charge trapping mechanisms in the AlGaIn barrier do not have a direct role. However, their role on the AlGaIn barrier tunneling, which in turn contribute to discharging processes of the floating p-GaN layer, cannot be neglected.

## REFERENCES

- [1] Y. Wu, M. Jacob-Mitos, M. L. Moore, and S. Heikman, "A 97.8% efficient GaN HEMT boost converter with 300-W output power at 1 MHz," *IEEE Electron Device Lett.*, vol. 29, no. 8, pp. 824-826, Aug. 2008.
- [2] R. Rupp, T. Laska, O. Häberlen, and M. Treu, "Application specific trade-offs for WBG SiC, GaN and high end Si power switch technologies," in *IEDM Tech. Dig.*, San Francisco, CA, USA, pp. 28-31, Dec. 2014.
- [3] K. J. Chen, O. Häberlen, A. Lidow, C. L. Tsai, T. Ueda, Y. Uemoto and Y. Wu, "GaN-on-Si power technology: Devices and applications," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 779-795, Mar. 2017.
- [4] G. Greco, F. Iucolano, and F. Roccaforte, "Review of technology for normally-off HEMTs with p-GaN gate," *Mater. Sci. Semicond. Process.*, vol. 78, pp. 96-106, May 2018.
- [5] H. Amano et al., "The 2018 GaN power electronics roadmap," *J. Phys. D, Appl. Phys.*, vol. 51, no. 16, Mar. 2018.
- [6] S. Stoffels, N. Posthuma, S. Decoutere, B. Bakeroot, A. N. Tallarico, E. Sangiorgi, C. Fiegna, J. Zheng, X. Ma, M. Borga, E. Fabris, M. Meneghini, E. Zanoni, G. Meneghesso, J. Priesol, A. Satka, "Perimeter Driven Transport in the p-GaN Gate as a Limiting Factor for Gate Reliability", in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Monterey, CA, USA, Apr. 2019.
- [7] A. N. Tallarico, S. Stoffels, N. Posthuma, B. Bakeroot, S. Decoutere, E. Sangiorgi, C. Fiegna, "Gate Reliability of p-GaN HEMT with Gate Metal Retraction", *IEEE Trans. Electron Devices*, vol. 66, no. 11, pp. 4829-4835, Nov. 2019.
- [8] X. Tang, B. Li, H. A. Moghadam, P. Tanner, J. Han, S. Dimitrijević, "Mechanism of threshold voltage shift in p-GaN gate AlGaIn/GaN transistors," *IEEE Electron Devices Letters*, vol. 39, no. 8, pp. 1145-1149, Aug. 2018.
- [9] L. Sayadi, G. Iannaccone, S. Sicre, O. Häberlen, G. Curatola, "Threshold voltage instability in p-GaN gate AlGaIn/GaN HFETs," *IEEE Transactions on Electron Devices*, vol. 65, no. 6, pp. 2454-2460, Jun. 2018.
- [10] Y. Shi, Q. Zhou, Q. Cheng, P. Wei, L. Zhu, D. Wei, A. Zhang, W. Chen, B. Zhang, "Carrier transport mechanisms underlying the bidirectional  $V_{TH}$  shift in p-GaN gate HEMTs under forward gate stress," *IEEE Transactions on Electron Devices*, vol. 66, no. 2, pp. 876-882, Feb. 2019.
- [11] X. Tang, B. Li, J. Zhang, H. Li, J. Han, N. T. Nguyen, S. Dimitrijević, J. Wang, "Demonstration of electron/hole injections in the gate of p-GaN/AlGaIn/GaN power transistors and their effect on device dynamic performance", in *Proc. IEEE 31st Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, pp. 415-418, Shanghai, China, May 2019.
- [12] A. Stockman, E. Canato, M. Meneghini, G. Meneghesso, P. Moens, B. Benoit, "Threshold voltage instability mechanisms in p-GaN gate AlGaIn/GaN HEMTs", in *Proc. IEEE 31st Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, pp. 287-290, Shanghai, China, May 2019.
- [13] J. He, G. Tang, K. J. Chen, "V<sub>TH</sub> instability of p-GaN gate HEMTs under static and dynamic gate stress", *IEEE Electron Device Lett.*, vol. 39, no. 1, pp. 1576-1579, Oct. 2018.
- [14] K. Zhong, H. Xu, S. Yang, Z. Zheng, J. Chen, K. J. Chen, "A Bootstrap Voltage Clamping Circuit for Dynamic  $V_{TH}$  Characterization in Schottky-Type p-GaN Gate Power HEMT" in *Proc. IEEE 33rd Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, pp. 39-42, Nagoya Full Virtual Conference, May 2021.
- [15] K. Zhong, H. Xu, Z. Zheng, J. Chen, K. J. Chen, "Characterization of Dynamic Threshold Voltage in Schottky-Type p-GaN Gate HEMT Under High-Frequency Switching", *IEEE Electron Device Lett.*, vol. 42, no. 4, pp. 501-504, Apr. 2021.
- [16] J. Wei, R. Xie, H. Xu, H. Wang, Y. Wang, M. Hua, K. Zhong, G. Tang, J. He, M. Zhang, K. J. Chen, "Charge Storage Mechanism of Drain



- Induced Dynamic Threshold Voltage Shift in p-GaN Gate HEMTs”, *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 526-529, Apr. 2019.
- [17] H. Xu, J. Wei, R. Xie, Z. Zheng, J. He, K. J. Chen, “Incorporating the Dynamic Threshold Voltage Into the SPICE Model of Schottky-Type p-GaN Gate Power HEMTs”, *IEEE Trans. on Power Electronics*, Vol. 36, No. 5, pp. 5904-5914, May 2021.
- [18] X. Li, B. Bakeroot, Z. Wu, N. Amirifar, S. You, N. Posthuma, M. Zhao, H. Liang, G. Groeseneken, S. Decoutere, “Observation of Dynamic  $V_{TH}$  of p-GaN Gate HEMTs by Fast Sweeping Characterization”, *IEEE Electron Device Lett.*, vol. 41, no. 5, pp. 577-580, Apr. 2020.
- [19] N. E. Posthuma, S. You, S. Stoffels, H. Liang, M. Zhao, S. Decoutere, “Gate architecture design for enhancement mode p-GaN gate HEMTs for 200 and 650V applications,” in *Proc. IEEE 30th Int. Symp. Power Semicond. Devices ICs (ISPSD)*, pp. 188–191, May 2018.
- [20] Sentaurus-Device U.G. v. P-2019.03, Synopsys Inc., 2019.
- [21] B. Bakeroot, S. Stoffels, N. Posthuma, D. Wellekens, S. Decoutere, “Trading Off between Threshold Voltage and Subthreshold Slope in AlGaIn/GaN HEMTs with a p-GaN Gate”, in *Proc. IEEE 31st Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, pp. 419-422, Shanghai, China, May 2019.
- [22] S. Besendörfer, E. Meissner, F. Medjdoub, J. Derluyn, J. Friedrich, T. Erlbacher, “The impact of dislocations on AlGaIn/GaN Schottky diodes and on gate failure of high electron mobility transistors”, *Nature, Sci Rep* 10, 17252 (2020). <https://doi.org/10.1038/s41598-020-73977-2>.
- [23] F. A. Marino, N. Faralli, T. Palacios, D. K. Ferry, S. M. Goodnick, M. Saraniti, “Effects of Threading Dislocations on AlGaIn/GaN High-Electron Mobility Transistors”, *IEEE Transactions on Electron Devices*, vol. 57, no. 1, pp. 353–360, Jan. 2010.
- [24] M. Tapajna, S. W. Kaun, M. H. Wong, F. Gao, T. Palacios, U. K. Mishra, J. S. Speck, M. Kuball, “Influence of threading dislocation density on early degradation in AlGaIn/GaN high electron mobility transistors”, *Appl. Phys. Lett.* 99, 223501 (2011); <https://doi.org/10.1063/1.3663573>.
- [25] B. Bakeroot, A. Stockman, N. Posthuma, S. Stoffels, and S. Decoutere, “Analytical model for the Threshold Voltage of p-(Al)GaIn High-Electron-Mobility Transistors,” *IEEE Trans. on Electron Devices*, vol. 65, no. 1, pp. 79-88. Jan. 2018, doi: 10.1109/TED.2017.2773269.