

# Alma Mater Studiorum Università di Bologna Archivio istituzionale della ricerca

Threshold Voltage Instability in SiC Power MOSFETs

This is the final peer-reviewed author's accepted manuscript (postprint) of the following publication:

#### Published Version:

Threshold Voltage Instability in SiC Power MOSFETs / Giuseppe Consentino, Esteban Guevara, Luis Sanchez, Felice Crupi, Susanna Reggiani, Gaudenzio Meneghesso. - CD-ROM. - (2019), pp. 34-37. (Intervento presentato al convegno PCIM Europe 2019; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management tenutosi a Nuremberg, Germany nel 7 – 9 May 2019).

Availability:

This version is available at: https://hdl.handle.net/11585/731824 since: 2021-04-30

Published.

DOI: http://doi.org/

Terms of use:

Some rights reserved. The terms and conditions for the reuse of this version of the manuscript are specified in the publishing policy. For all terms of use and more information see the publisher's website.

This item was downloaded from IRIS Università di Bologna (https://cris.unibo.it/). When citing, please refer to the published version.

(Article begins on next page)

This is the final peer-reviewed accepted manuscript of:

G. Consentino, E. Guevara, L. Sanchez, F. Crupi, S. Reggiani and G. Meneghesso, "Threshold Voltage Instability in SiC Power MOSFETs," PCIM Europe 2019; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, 2019, pp. 34-37.

The final published version is available online at: <a href="https://ieeexplore.ieee.org/document/8767476">https://ieeexplore.ieee.org/document/8767476</a>

### Rights / License:

The terms and conditions for the reuse of this version of the manuscript are specified in the publishing policy. For all terms of use and more information see the publisher's website.

This item was downloaded from IRIS Università di Bologna (https://cris.unibo.it/)

When citing, please refer to the published version.

## Threshold Voltage Instability in SiC Power MOSFETs

Giuseppe Consentino<sup>1</sup>, Esteban Guevara<sup>1</sup>, Luis Sanchez<sup>1,2</sup>, Felice Crupi<sup>1</sup>, Susanna Reggiani<sup>3</sup>, Gaudenzio Meneghesso<sup>4</sup>

<sup>1</sup>Università della Calabria, Italy

Corresponding author: Giuseppe Consentino<sup>1</sup>, g.consentino@dimes.unical.it

The Power Point Presentation will be available after the conference.

#### **Abstract**

Charge trapping and de-trapping phenomena in SiC power MOSFETs were investigated by performing two different types of electrical characterization: hysteresis and positive bias temperature instability (PBTI) measurements. A positive stress voltage to the gate results in positive threshold voltage shift ( $\Delta V_T$ ), which can be fully recovered by applying a small negative voltage. This fully recoverable  $\Delta V_T$  behavior is ascribed to the trapping and de-trapping of electrons from the SiC layer into the pre-existing interface or oxide traps and vice versa. The apparent anomalous decrease of the trapped charge with temperature is ascribed to the faster de-trapping which occurs at higher temperature during the measurement delay between the stress and the sense phase. The trapping rate exhibits a universal decreasing behavior as a function of the trapped charges, independently of stress voltage and stress temperature.


#### 1 Introduction

Silicon Carbide (SiC) is emerging as the most viable technology alternative to existing Si-based technology for the next generation of high efficiency power MOSFETs, due to its superior performance in terms of breakdown voltage, operating electric field, operating temperature and switching frequency. In order to increase the market growth of SiC technology, it is mandatory to rapidly improve our understanding of the corresponding reliability issues. In particular, several experimental studies have shown that power MOSFETs based on wide bandgap semiconductors, such as SiC and GaN, exhibit larger and faster threshold voltage (V<sub>T</sub>) instability compared to their Si counterparts [1-8]. In the attempt to improve our understanding of this reliability issue in SiC MOSFETs, we report an experimental study based on hysteresis and positive bias temperature instability (PBTI) measurements.

## 2 Experimental details

The investigated devices are SiC power MOSFETs, characterized by a breakdown voltage

of 1200 V and  $R_{DSon}$  at  $V_{GS}$ =20V equal to 50m $\Omega$ . Fig.1 shows the temperature dependence of  $I_D$ - $V_{GS}$  curves. A significant decrease of the threshold voltage is observed by increasing the temperature.



**Fig. 1:** Typical I<sub>D</sub>-V<sub>GS</sub> curves at V<sub>DS</sub>=50mV for different temperatures in SiC power MOSFET.

<sup>&</sup>lt;sup>2</sup>USFQ, Ecuador

<sup>&</sup>lt;sup>3</sup>Università di Bologna, Italy


<sup>&</sup>lt;sup>4</sup>Università di Padova, Italy

Charge trapping phenomena were investigated by performing two different types of electrical characterization: hysteresis and **PBTI** measurements. Both measurements were done by using the parameter analyzer Keithley 4200-SCS. The hysteresis measurements have been obtained at room temperature by sweeping the V<sub>GS</sub> from a minimum voltage of -5V up to a maximum voltage varying from 5V to 15 V and vice versa, at V<sub>DS</sub>=50mV. The minimum voltage was fixed at -5V, in order to reset the device characteristics by de-trapping the charge.

PBTI stress measurements were done by applying different V<sub>GS</sub> and temperatures  $V_{DS} = 50 \text{mV}$  (Fig.3). Before performing PBTI stress, an initial stabilization phase was done. This phase consists of applying a negative gate voltage (typically -5V) for 10s, with the purpose of releasing the charges originally contained in trapping centers. The stabilization allows the device to reach a reproducible reference state for the subsequent experiments. After this phase, we measured a complete I<sub>D</sub>-V<sub>GS</sub> curve by sweeping  $V_{GS}$  from -5V to 3.5V. In order to monitor the evolution of the stress-induced degradation, the stress was interrupted at fixed time intervals and ID at V<sub>GS</sub>=3V was measured and compared with the reference curve obtained in the stabilization step to calculate the threshold voltage shift  $(\Delta V_T)$ . Immediately after the stress phase, we executed the recovery phase, by biasing the device with a zero or negative gate voltage. Also in this phase, in order to monitor the recovery evolution, we interrupted the recovery at fixed time intervals and I<sub>D</sub> at V<sub>GS</sub>=3V was measured and compared with the initial reference curve.

### 3 Results and discussion

The I<sub>D</sub>-V<sub>GS</sub> hysteresis observed in a typical sample is reported in Fig. 2. We observe a significant hysteresis, in the order of a few hundreds of millivolts, in spite of the low applied gate voltages. The observed shift behavior is ascribed to the trapping and de-trapping of electrons from the SiC layer into the pre-existing interface traps and vice versa. As highlighted in the inset, the shift amplitude increases by raising the maximum applied gate voltage, since it allows filling the traps at higher energy levels. Moreover, the inset shows that all the ID-VGS curves overlap in the initial ascending part, thus confirming that the starting -5V allows resetting the characteristics by releasing the previously trapped charge.



**Fig. 2:** A clear hysteresis is observed in the  $I_D$ - $V_{GS}$  curve.





Fig. 3:  $\Delta V_T$  evolution during the stress phase for different stress voltages (a) and temperatures (b).


Fig. 3 shows the typical time evolution of the stress-induced  $\Delta V_T$  for different stress voltages and temperatures. We ascribe this observed  $\Delta V_T$  to the trapping of electrons from the SiC layer into interface and border traps. In order to evaluate the rate of the charge trapping, we evaluated the

rate trapping parameter defined as  $b=d(log\Delta V_T)/d(logt)$ (Fig.4). As expected, the observed  $\Delta V_T$  increases with the stress gate voltage, while it exhibits an anomalous decrease with temperature. According to [1], although charge trapping during the stress phase is of course thermally activated, charge de-trapping is even more thermally activated, so the remaining  $\Delta V_T$  after a measurement delay is lower at higher temperature.

As shown in Fig. 4, the trapping rate parameter considerably decreases by increasing the stress voltage and by reducing the temperature. By plotting the trapping rate parameter b as a function of the threshold voltage shift, which is a measure of trapped charges, for different experimental conditions (see Fig. 5), we observe a universal decreasing behavior of the charging rate as a function of the number of filled traps independent of stress conditions. In other words, the probability of charging traps is associated with the number of available empty traps.



**Fig. 4:** Trapping rate parameter as a function of stress voltage (a) and temperature (b).



**Fig. 5:** Trapping rate parameter as a function of initial  $\Delta V_T$  (after 1s stress).




Fig. 6:  $\Delta V_T$  evolution during the recovery phase for different recovery voltages (a) and temperatures (b).

Fig. 6 shows the relaxation data measured after PBTI stress for different temperatures (same temperature for stress and recovery) and recovery voltages. For a sufficiently high recovery time,  $\Delta V_{\text{T}}$  tends to zero, thus indicating that in our experimental conditions no permanent damage

was introduced during the stress phase. A faster recovery is observed for higher negative gate voltages and higher temperatures, since the electron de-trapping is accelerated by a reverse electric field and by temperature.

### 4 Conclusions

This paper has examined the large shift of the threshold voltage in SiC power MOSFETs, induced by positive gate bias.

We observe hysteresis in the  $I_D$ - $V_{GS}$  curve in the order of a few hundreds of millivolts, even at low applied gate voltages. This phenomenon is mainly ascribed to electron capture at interface traps.

Before performing PBTI stress, an initial stabilization phase was implemented, in order to allow for a reproducible reference state. PBTI stress causes a significant  $\Delta V_T$ , which is ascribed to the trapping of electrons from the SiC layer into interface and border traps. The observed PBTI  $\Delta V_T$  increases with the stress gate voltage, while it exhibits an anomalous apparent decrease with temperature, because charge de-trapping is more thermally activated than charge trapping, so the remaining  $\Delta V_T$  after a measurement delay is lower at higher temperature. The PBTI trapping rate decreases as a function of the trapped charge, independently of stress conditions.

In the investigated stress conditions, the PBTI induced  $\Delta V_T$  is fully recoverable.  $\Delta V_T$  recovery is accelerated by a reverse electric field and by temperature.

### **Acknowledgements**

This work was partially carried out in the framework of the ECSEL JU project WInSiC4AP (Wide Band Gap Innovative SiC for Advanced Power), grant agreement n. 737483.

#### 5 References

- [1] K. Puschkarsky, H. Reisinger, T. Aichinger, W. Gustin, and T. Grasser, "Understanding BTI in SiC MOSFETs and Its Impact on Circuit Operation", IEEE Trans. Dev. Mat. Rel., vol. 18, n. 2, pp. 144-153, 2018.
- [2] T. Aichinger, G. Rescher, G. Pobegen, "Threshold voltage peculiarities and bias temperature instabilities of SiC MOSFETs", Microelectron. Eng., vol. 80, pp. 68-78, 2018

- [3] J. Ortiz Gonzalez, O. Alatise, "Bias temperature instability and condition monitoring in SiC power MOSFETs", Microelectron. Rel., article in press
- [4] B. Asllani, A. Fayyaza, A. Castellazzi, H. Morel, D. Planson, "V<sub>TH</sub> subthreshold hysteresis technology and temperature dependence in commercial 4H-SiC MOSFETs", Microelectron. Rel., vol. 88-90, pp. 604-609, 2018
- [5] G. Rescher, G. Pobegen, T. Aichinger, T. Grasser, "On the Subthreshold Drain Current Sweep Hysteresis of 4H-SiC nMOSFETs" in Proc. IEEE Int. Electron Devices Meeting (IEDM), 2016, 10.8.1–10.8.4
- [6] F. Crupi, P. Magnone, S. Strangio, F. Iucolano, G. Meneghesso, "Low frequency noise and gate bias instability in normally off AlGaN/GaN HEMTs", IEEE Trans. Electron Devices, vol. 63, n. 5, pp. 2219-2222, 2016
- [7] E. Acurio, F. Crupi, P. Magnone, L. Trojman, G. Meneghesso, F. Iucolano, "On recoverable behavior of PBTI in AlGaN/GaN MOS-HEMT", Solid-State Electron., vol. 132, pp. 49-56, 2017
- [8] E. Acurio, F. Crupi, P. Magnone, L. Trojman, F. Iucolano, "Impact of AIN layer sandwiched between the GaN and the Al2O3 layers on the performance and reliability of recessed AlGaN/GaN MOS-HEMTs", Microelectron. Eng., vol. 178, pp. 42-47, 2017