Compressed Sensing (CS) has been addressed as a paradigm capable of lowering energy requirements in acquisition systems. Furthermore, the capability of simultaneously acquiring and compressing an input signal makes this paradigm perfectly suitable for low-power devices. However, the need for analog hardware blocks makes the adoption of most of standard solutions proposed so far in the literature problematic when an aggressive voltage and energy scaling is considered, as in the case of ultra-low-power IoT devices that need to be battery-powered or energy harvesting-powered. Here, we investigate a recently proposed architecture that, due to the lack of any analog block (except for the comparator required in the following A/D stage) is compatible with the aggressive voltage scaling required by IoT devices. Feasibility and expected performance of this architecture are investigated according to the most recent state-of-the-art literature.

An architecture for ultra-low-voltage ultra-low-power compressed sensing-based acquisition systems / Paolino C.; Pareschi F.; Mangia M.; Rovatti R.; Setti G.. - ELETTRONICO. - (2021), pp. 1-7. (Intervento presentato al convegno 7th IEEE Nordic Circuits and Systems Conference, NORCAS 2021 tenutosi a nor nel 2021) [10.1109/NorCAS53631.2021.9599652].

An architecture for ultra-low-voltage ultra-low-power compressed sensing-based acquisition systems

Mangia M.;Rovatti R.;
2021

Abstract

Compressed Sensing (CS) has been addressed as a paradigm capable of lowering energy requirements in acquisition systems. Furthermore, the capability of simultaneously acquiring and compressing an input signal makes this paradigm perfectly suitable for low-power devices. However, the need for analog hardware blocks makes the adoption of most of standard solutions proposed so far in the literature problematic when an aggressive voltage and energy scaling is considered, as in the case of ultra-low-power IoT devices that need to be battery-powered or energy harvesting-powered. Here, we investigate a recently proposed architecture that, due to the lack of any analog block (except for the comparator required in the following A/D stage) is compatible with the aggressive voltage scaling required by IoT devices. Feasibility and expected performance of this architecture are investigated according to the most recent state-of-the-art literature.
2021
2021 IEEE Nordic Circuits and Systems Conference, NORCAS 2021 - Proceedings
1
7
An architecture for ultra-low-voltage ultra-low-power compressed sensing-based acquisition systems / Paolino C.; Pareschi F.; Mangia M.; Rovatti R.; Setti G.. - ELETTRONICO. - (2021), pp. 1-7. (Intervento presentato al convegno 7th IEEE Nordic Circuits and Systems Conference, NORCAS 2021 tenutosi a nor nel 2021) [10.1109/NorCAS53631.2021.9599652].
Paolino C.; Pareschi F.; Mangia M.; Rovatti R.; Setti G.
File in questo prodotto:
Eventuali allegati, non sono esposti

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11585/877391
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? ND
social impact