Reducing the energy consumption in low cost, performance-constrained microcontroller units (MCU's) cannot be achieved with complex energy minimization techniques (i.e. fine-grained DVFS, Thermal Management, etc), due to their high overheads. To this end, we propose an energy-efficient, multi-core architecture combining two homogeneous cores with different design margins. One is a performance-guaranteed core, also called Heavy Core (HC), fabricated with a worst-case design margin. The other is a low-power core, called Light Core (LC), which has only a typical-corner design margin. Post-silicon measurements show that the Light core has a 30% lower power density compared to the Heavy core, with only a small loss in reliability. Furthermore, we derive the energy-optimal workload distribution and propose a runtime environment for Heavy/Light MCU platforms. The runtime decreases the overall energy by exploiting available parallelism to minimize the platform's active time. Results show that, depending on the core to peripherals power-ratio and the Light core's operating frequency, the expected energy savings range from 10 to 20%.

Increasing the energy efficiency of microcontroller platforms with low-design margin co-processors / Gomez, A.; Bartolini, A.; Rossi, D.; Can Kara, B.; Fatemi, H.; Pineda de Gyvez, J.; Benini, L.. - In: MICROPROCESSORS AND MICROSYSTEMS. - ISSN 0141-9331. - ELETTRONICO. - 53:(2017), pp. 213-228. [10.1016/j.micpro.2017.05.012]

Increasing the energy efficiency of microcontroller platforms with low-design margin co-processors

Bartolini, A.
;
Rossi, D.
;
Benini, L.
2017

Abstract

Reducing the energy consumption in low cost, performance-constrained microcontroller units (MCU's) cannot be achieved with complex energy minimization techniques (i.e. fine-grained DVFS, Thermal Management, etc), due to their high overheads. To this end, we propose an energy-efficient, multi-core architecture combining two homogeneous cores with different design margins. One is a performance-guaranteed core, also called Heavy Core (HC), fabricated with a worst-case design margin. The other is a low-power core, called Light Core (LC), which has only a typical-corner design margin. Post-silicon measurements show that the Light core has a 30% lower power density compared to the Heavy core, with only a small loss in reliability. Furthermore, we derive the energy-optimal workload distribution and propose a runtime environment for Heavy/Light MCU platforms. The runtime decreases the overall energy by exploiting available parallelism to minimize the platform's active time. Results show that, depending on the core to peripherals power-ratio and the Light core's operating frequency, the expected energy savings range from 10 to 20%.
2017
Increasing the energy efficiency of microcontroller platforms with low-design margin co-processors / Gomez, A.; Bartolini, A.; Rossi, D.; Can Kara, B.; Fatemi, H.; Pineda de Gyvez, J.; Benini, L.. - In: MICROPROCESSORS AND MICROSYSTEMS. - ISSN 0141-9331. - ELETTRONICO. - 53:(2017), pp. 213-228. [10.1016/j.micpro.2017.05.012]
Gomez, A.; Bartolini, A.; Rossi, D.; Can Kara, B.; Fatemi, H.; Pineda de Gyvez, J.; Benini, L.
File in questo prodotto:
Eventuali allegati, non sono esposti

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11585/614091
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact