Sfoglia per Autore
Model for Transient Fault Susceptibility of Combinational Circuits
2004 M. Omaña; D. Rossi; C. Metra
Are Our Design For Testability Features Fault Secure ?
2004 C. Metra; T. M. Mak; M. Omaña
Fault secureness need for next generation high performance microprocessor design for testability structures
2004 C. Metra; T. M. Mak; M. Omaña
Should We Make Our Design for Testability Schemes Fault Secure ?
2004 C. Metra; T. M. Mak; M. Omaña
Low Cost Scheme for On-Line Skew Compensation
2004 M. Omaña; D. Rossi; C. Metra
Fast and Low-Cost Clock Deskew Buffer
2004 M. Omaña; D. Rossi; C. Metra
Hardware Reconfiguration Scheme for High Availability Systems
2004 C Metra; A. Ferrari; M. Omaña; A. Pagni
Low-Area On-Chip Circuit for Jitter Measurement in a Phase-Locked Loop
2004 J. M. Cazeaux; M. Omaña; C. Metra
Risks Associated with Faults within Test Pattern Compactors and Their Implications on Testing
2004 C. Metra; T. M. Mak; M. Omaña
The Other Side of the Timing Equation: a Result of Clock Faults
2005 M. Omaña; D. Rossi; J. M. Cazeaux; TM. Mak; C. Metra
Multiple Transient Faults in Logic: An Issue for Next Generation ICs?
2005 D. Rossi; M. Omaña; F. Toma; C. Metra
On the Selection of Unidirectional Error detecting Codes for Self-Checking Circuits' Area Overhead and Performance Optimization
2005 M. Omaña; O. Losco; C. Metra; A. Pagni
On-Transistor Level Gate Sizing for Increased Robustness to Transient Faults
2005 J. M. Cazeaux; D. Rossi; M. Omaña; A. Chatterjee; C. Metra
Low Cost and High Speed Embedded Two-Rail Code Checker
2005 M. Omaña; D. Rossi; C. Metra
Novel On-Chip Circuit for Jitter Testing in High-Speed PLLs
2005 J.M. Cazeaux; M. Omaña; C. Metra
Low-Cost and Highly Reliable Detector for Transient and Crosstalk Faults Affecting FPGA Interconnects
2006 M. Omaña; J.M. Cazeaux; D. Rossi; C. Metra
Checker No-Harm Alarm Robustness
2006 D. Rossi; M. Omaña; C. Metra; A. Pagni
Path (Min) delay Faults and Their Impact on Self-Checking Circuits' Operation
2006 C. Metra; M. Omaña; D. Rossi; J.M. Cazeaux; TM Mak
Can Clock Faults Be Detected Through Functional Test ?
2006 C. Metra; D. Rossi; M. Omaña; J.M. Cazeaux; TM Mak
Novel Compensation Scheme for Local Clocks of High Performance Microprocessors
2007 C. Metra; M. Omaña; TM Mak; S. Tam
Titolo | Autore(i) | Anno | Periodico | Editore | Tipo | File |
---|---|---|---|---|---|---|
Model for Transient Fault Susceptibility of Combinational Circuits | M. Omaña; D. Rossi; C. Metra | 2004-01-01 | JOURNAL OF ELECTRONIC TESTING | - | 1.01 Articolo in rivista | - |
Are Our Design For Testability Features Fault Secure ? | C. Metra; T. M. Mak; M. Omaña | 2004-01-01 | - | G. Gielen, J. Figueras | 4.01 Contributo in Atti di convegno | - |
Fault secureness need for next generation high performance microprocessor design for testability structures | C. Metra; T. M. Mak; M. Omaña | 2004-01-01 | - | ACM press | 4.01 Contributo in Atti di convegno | - |
Should We Make Our Design for Testability Schemes Fault Secure ? | C. Metra; T. M. Mak; M. Omaña | 2004-01-01 | - | IEEE | 4.01 Contributo in Atti di convegno | - |
Low Cost Scheme for On-Line Skew Compensation | M. Omaña; D. Rossi; C. Metra | 2004-01-01 | - | s.n | 4.01 Contributo in Atti di convegno | - |
Fast and Low-Cost Clock Deskew Buffer | M. Omaña; D. Rossi; C. Metra | 2004-01-01 | - | R.Aitken, and A.Salsano, and R.Velazco, and X.Sun | 4.01 Contributo in Atti di convegno | - |
Hardware Reconfiguration Scheme for High Availability Systems | C Metra; A. Ferrari; M. Omaña; A. Pagni | 2004-01-01 | - | C. Metra, R. Leveugle, M. Nicolaidis, J. Teixeira | 4.01 Contributo in Atti di convegno | - |
Low-Area On-Chip Circuit for Jitter Measurement in a Phase-Locked Loop | J. M. Cazeaux; M. Omaña; C. Metra | 2004-01-01 | - | C. Metra, R. Leveugle, M. Nicolaidis, J. Teixeira | 4.01 Contributo in Atti di convegno | - |
Risks Associated with Faults within Test Pattern Compactors and Their Implications on Testing | C. Metra; T. M. Mak; M. Omaña | 2004-01-01 | - | s.n | 4.01 Contributo in Atti di convegno | - |
The Other Side of the Timing Equation: a Result of Clock Faults | M. Omaña; D. Rossi; J. M. Cazeaux; TM. Mak; C. Metra | 2005-01-01 | - | R. Aitken, H. Ito, C. Metra, N. Park | 4.01 Contributo in Atti di convegno | - |
Multiple Transient Faults in Logic: An Issue for Next Generation ICs? | D. Rossi; M. Omaña; F. Toma; C. Metra | 2005-01-01 | - | R. Aitken, H. Ito, C. Metra, N. Park | 4.01 Contributo in Atti di convegno | - |
On the Selection of Unidirectional Error detecting Codes for Self-Checking Circuits' Area Overhead and Performance Optimization | M. Omaña; O. Losco; C. Metra; A. Pagni | 2005-01-01 | - | C. Metra, K. Roy, L. Anghel, and M. Nicolaidis | 4.01 Contributo in Atti di convegno | - |
On-Transistor Level Gate Sizing for Increased Robustness to Transient Faults | J. M. Cazeaux; D. Rossi; M. Omaña; A. Chatterjee; C. Metra | 2005-01-01 | - | C. Metra, K. Roy, L. Anghel, M. Nicolaidis | 4.01 Contributo in Atti di convegno | - |
Low Cost and High Speed Embedded Two-Rail Code Checker | M. Omaña; D. Rossi; C. Metra | 2005-01-01 | IEEE TRANSACTIONS ON COMPUTERS | - | 1.01 Articolo in rivista | - |
Novel On-Chip Circuit for Jitter Testing in High-Speed PLLs | J.M. Cazeaux; M. Omaña; C. Metra | 2005-01-01 | IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT | - | 1.01 Articolo in rivista | - |
Low-Cost and Highly Reliable Detector for Transient and Crosstalk Faults Affecting FPGA Interconnects | M. Omaña; J.M. Cazeaux; D. Rossi; C. Metra | 2006-01-01 | - | D. Sciuto, G. Gielen | 4.01 Contributo in Atti di convegno | - |
Checker No-Harm Alarm Robustness | D. Rossi; M. Omaña; C. Metra; A. Pagni | 2006-01-01 | - | C. Metra, M. Nicolaidis, R. Aitken, R. Leveugle | 4.01 Contributo in Atti di convegno | - |
Path (Min) delay Faults and Their Impact on Self-Checking Circuits' Operation | C. Metra; M. Omaña; D. Rossi; J.M. Cazeaux; TM Mak | 2006-01-01 | - | C. Metra, M. Nicolaidis, R. Aitken, R. Leveugle | 4.01 Contributo in Atti di convegno | - |
Can Clock Faults Be Detected Through Functional Test ? | C. Metra; D. Rossi; M. Omaña; J.M. Cazeaux; TM Mak | 2006-01-01 | - | B. Straube, O. Novak | 4.01 Contributo in Atti di convegno | - |
Novel Compensation Scheme for Local Clocks of High Performance Microprocessors | C. Metra; M. Omaña; TM Mak; S. Tam | 2007-01-01 | - | J. E. Sibert, D. Young | 4.01 Contributo in Atti di convegno | - |
Legenda icone
- file ad accesso aperto
- file disponibili sulla rete interna
- file disponibili agli utenti autorizzati
- file disponibili solo agli amministratori
- file sotto embargo
- nessun file disponibile