

Alma Mater Studiorum Università di Bologna
Archivio istituzionale della ricerca

Role of the AlGa_N barrier on the long-term gate reliability of power HEMTs with p-GaN gate

This is the final peer-reviewed author's accepted manuscript (postprint) of the following publication:

Published Version:

Tallarico A.N., Posthuma N.E., Bakeroot B., Decoutere S., Sangiorgi E., Fiegna C. (2020). Role of the AlGa_N barrier on the long-term gate reliability of power HEMTs with p-GaN gate. MICROELECTRONICS RELIABILITY, 114, 1-5 [10.1016/j.microrel.2020.113872].

Availability:

This version is available at: <https://hdl.handle.net/11585/785949> since: 2020-12-30

Published:

DOI: <http://doi.org/10.1016/j.microrel.2020.113872>

Terms of use:

Some rights reserved. The terms and conditions for the reuse of this version of the manuscript are specified in the publishing policy. For all terms of use and more information see the publisher's website.

This item was downloaded from IRIS Università di Bologna (<https://cris.unibo.it/>).
When citing, please refer to the published version.

(Article begins on next page)

This is the final peer-reviewed accepted manuscript of:

A.N. Tallarico, N.E. Posthuma, B. Bakeroort, S. Decoutere, E. Sangiorgi, C. Fiegna, Role of the AlGa_N barrier on the long-term gate reliability of power HEMTs with p-GaN gate, Microelectronics Reliability, Volume 114, 2020, 113872, ISSN 0026-2714.

The final published version is available online at:

<https://doi.org/10.1016/j.microrel.2020.113872>

Terms of use:

Some rights reserved. The terms and conditions for the reuse of this version of the manuscript are specified in the publishing policy. For all terms of use and more information see the publisher's website.

This item was downloaded from IRIS Università di Bologna (<https://cris.unibo.it/>)

When citing, please refer to the published version.

Role of the AlGaN barrier on the long-term gate reliability of power HEMTs with p-GaN gate

A.N. Tallarico^{1*}, N. E. Posthuma², B. Bakeroot³, S. Decoutere², E. Sangiorgi¹, C. Fiegna¹

¹ARCES-DEI, University of Bologna, Cesena, Italy, [*a.tallarico@unibo.it](mailto:a.tallarico@unibo.it)

²PMST, imec vzw, Leuven, Belgium;

³CMST, imec & Ghent University, Ghent, Belgium

Abstract – Forward gate constant voltage stress (CVS) has been performed on GaN-on-Si (200 mm) HEMTs with p-GaN gate, controlled by a Schottky metal-retracted/p-GaN junction, processed by imec with different gate process splits. In particular, the adoption of devices with a different magnesium (Mg) concentration in the p-GaN layer, AlGaN barrier thickness and AlGaN aluminium percentage (Al%), allowed us to identify the degradation of the AlGaN barrier as responsible for time-dependent gate breakdown at room temperature. Lowering the Al% of the barrier and the Mg concentration of the p-GaN layer leads to a longer gate lifetime, while an optimum AlGaN barrier thickness is identified at given Al%.

1. Introduction

In the last years, several degradation mechanisms affecting the p-GaN gate reliability of GaN-on-Si power HEMTs have been recognized [1-19]. In particular, such mechanisms, occurring when a positive bias is applied on the gate, may mainly cause threshold voltage instability [3-14] and/or time-dependent gate breakdown [15-19].

The threshold voltage instability has been largely ascribed to the presence of two competing mechanisms occurring in the p-GaN/AlGaN stack, i.e. hole and electron trapping, causing negative and positive V_{TH} shift, respectively [3-9]. The prevalence of one over the other may depend on the gate bias and temperature [3], the kind of technology [11], the stress/characterization time [12]. Overall, hole injection from gate metal and/or impact ionization in the high-field depleted Schottky junction have been identified as root cause of such phenomena causing V_{TH} instability. Process optimizations such as reduction of the active Magnesium doping concentration in the p-GaN layer near the gate metal [11], reduction of the aluminium content in the AlGaN barrier [3], and optimization of the etching and passivation of the p-GaN sidewalls [10] have been proposed to limit the negative and positive V_{TH} shift under forward gate stress.

A similar effort has been made to investigate the time-dependent gate breakdown (TDGB) under DC and pulsed forward bias stress [15-19]. In [16, 17], a correlation between TDGB and magnesium (Mg) concentration in the p-GaN layer has been proposed, i.e. the lower the Mg concentration, the longer the gate time-to-failure (TTF). Recently, it has been reported that a lateral-etching of the gate metal interlayer on top of the p-GaN can significantly improve the gate lifetime because it suppresses the leakage current occurring at the gate edges for relatively high gate voltages and temperatures [19], eventually causing a premature time-dependent gate breakdown. Moreover, on the same optimized samples, we have demonstrated that TDGB occurs in different regions depending on the temperature, i.e. active gate area and isolation region at low ($< 80^\circ\text{C}$) and high ($> 80^\circ\text{C}$) temperatures, respectively [20].

In this paper, we report a degradation analysis aimed at understanding the root cause for TDGB at low temperatures, i.e.

when the failure occurs in the active gate area.

2. Device Structure

Enhancement-mode GaN-HEMTs with a p-type gate, fabricated at imec on 200 mm Si-substrates using an Au-free CMOS-compatible process flow [21] are considered in this study. A schematic cross section is shown in Fig. 1. The top layers of the reference device (Process C, see Table I), grown on a super lattice buffer, consist of a 1 μm carbon-doped GaN back barrier, a 400 nm-thick GaN channel, a 12.5 nm-thick AlGaN barrier with 25 % of aluminium concentration, a 80 nm-thick p-type GaN layer doped with a magnesium concentration of $2.7 \cdot 10^{19} \text{ cm}^{-3}$, and a 30 nm-thick TiN metal. Devices feature the gate metal retraction (GMR) process step, which consists in removing $\sim 130 \text{ nm}$ of TiN gate metal interlayer from the edges of the gate in order to avoid the breakage at the gate sidewalls [19, 20]. The access regions were passivated by a dielectric stack containing Al_2O_3 and SiO_2 . More details on the process steps can be found in [21].

The devices under test (DUT) feature a 100 μm -wide symmetric structure, realized for gate reliability tests, with gate and gate-source/drain spacing length of 1.5 μm and 0.85 μm , respectively. Finally, different process variants in terms of p-GaN and AlGaN barrier layers have been adopted to identify the root causes responsible for time-dependent gate breakdown at




Fig. 1. Schematic of a GaN-on-Si power HEMT with p-type gate, controlled by a Schottky metal-retracted/p-GaN junction (not in scale).

TABLE I: p-GaN HEMTs with different gate process splits.

Process	Mg (cm-3)	pGaN (nm)	Al (%)	AlGaN (nm)
A	Same as C	80	Lower	12.5
B	Slightly lower	80	Same as A	12.5
C (Ref.)	$2.7 \cdot 10^{19}$	80	25	12.5

room temperature.

3. Results and discussion

Forward gate CVS tests have been performed on devices with different gate process splits, reported in Table I, in order to localize the physical damage causing time-dependent gate breakdown. Unlike the classic TDGB test, the stress was periodically interrupted to monitor the threshold voltage V_{TH} (Fig. 2) and the gate leakage (I_G) at different gate voltages (V_G) in order to probe different physical regions. At $V_G = -6$ V the gate leakage ($I_{G(REV)}$) is dominated by the reverse-biased p-GaN/AlGaN/GaN junction, hence by the AlGaN barrier (Fig. 3a), whereas at $V_G = 6$ V, $I_{G(FW)}$ is ascribed to the reverse-biased metal/pGaN Schottky junction (Fig. 3b). A detailed analytical model for the p-GaN gate leakage and voltage distribution has been reported in [16]. A significant drift is observed in Fig. 2a and 3a, suggesting a degradation of the AlGaN barrier, whereas the Schottky junction is almost unaffected (Fig. 3b).

It is worth noting that the gate leakage at $V_G = -6$ V (Fig. 3a) is mainly dominated by an edge/perimeter component, since, in reverse mode, the channel is completely depleted but the two-dimensional electron gas (2DEG) is still present in the access region, giving rise to electric field peaks at the gate edges (not shown). However, since the stress was performed in forward gate regime ($V_G = 9.5$ V) and given the observed V_{TH} shift (Fig.




Fig. 2. V_{TH} shift during (a) stress and (b) recovery of devices with different Mg concentration and Al%. Data represent the mean value of 6 analyzed devices. ΔV_{TH} is mainly due to trapping and de-trapping of holes in pre-existing defects [3]. The larger hole trapping in process A and C is explained by the higher Mg-dose, inducing a higher generation of holes by impact ionization in the depleted Schottky junction, then accelerated towards the AlGaN where they get trapped.




Fig. 3. Gate leakage drift during stress ($V_G = 9.5$ V) and recovery ($V_G = 0$ V) measured during characterization phase at (a) $V_G = -6$ V ($I_{G(REV)}$) hence dominated by the AlGaN barrier, (b) $V_G = 6$ V ($I_{G(FW)}$) hence dominated by the Schottky junction. The large and negligible I_G drift in (a) and (b), respectively, proves that AlGaN barrier is the responsible layer for TDGB.

2a), it is suggested that the AlGaN barrier layer is degrading along the entire area below the gate, including the perimeter. The inference is strengthened by the area-dependent TDGB reported in [20] and by Fig. 4, where the gate leakage current of Process




Fig. 4. (a) Gate leakage drift during stress ($V_G = 9.5$ V) measured on Process A during characterization phase at $V_G = 1.5$ V, hence still dominated by the AlGaN barrier. The line represent the mean value of the 6 analyzed devices (circles). (b) Representative gate leakage characteristics before and after the stress. A marked I_G degradation is only observed in the region dominated by the AlGaN barrier, i.e. < -2.5 V.




Fig. 5. Lifetime comparison of devices with different Mg concentrations and Al%. Failure criterion: 1 % of failure at 25 °C extrapolated from Weibull plots (Fig. 4) with a slope, independent of V_G , of ~ 2.2 , 2.3 and 2.7 for Process A, B and C, respectively.

A is measured also under forward mode but in a bias regime still dominated by the AlGa_N barrier, i.e. $V_G = 1.5$ V. As shown in Fig. 4a, the AlGa_N degradation is still visible, even slightly larger than that monitored under reverse mode (Process A, Fig. 3a), confirming the degradation along the entire area.

The AlGa_N degradation is due to both pre-existing (probably Mg-related [3]) and newly created defects. The presence of the pre-existing defects is proven by the recoverable component shown in Fig. 2b and 3a. The creation of new defects is caused by hot-holes generated by impact ionization (ii) in the high-field Schottky depletion region and accelerated towards the AlGa_N barrier [3]. This is supported by Fig. 5, where a lifetime comparison between Process A, B and C, evaluated at 25 °C and considering 1 % as failure criterion, is reported. It is worth noting that a Weibull distribution has been adopted to fit the

Distribution	Goodness of Fit	Statistics	P-value	Level (1%)
Lognormal	K-S mod. test	0.08505	>0.15	Can't reject
	A-D test	0.23076	0.78026	Can't reject
Weibull	K-S mod. test	0.10981	>0.1	Can't reject
	A-D test	0.29924	>=0.25	Can't reject




Fig. 6. LogNormal and Weibull fitting of the gate time-to-failure (TTF or TDGB) at $V_G = 9.5$ V and $T = 25$ °C. Data can be accurately fitted with both Weibull and LogNormal distributions [1].

TDGB data at different gate biases, although, as shown in Fig. 6, both Weibull and LogNormal [1] distributions can accurately fit the data. However, the choice of the Weibull has been dictated by a more conservative approach, i.e. the gate time-to-failure (or TDGB) extrapolated at $F = 1\%$ is shorter in the case of Weibull (Fig. 6). By observing Fig. 5, an improved gate robustness is obtained (higher V_G extrapolated at 10 year lifetime) by reducing the Mg concentration (Process B), since the impact ionization and hence the creation of defects in the AlGa_N barrier is reduced as well. Note that an exponential fitting is usually preferred than a power one for the lifetime extrapolation, since it is more conservative, providing a lower extrapolated V_{G_MAX} at 10 year's lifetime. However, as shown in Fig. 5, the extrapolation law does not affect the reliability comparison between devices with different gate processes, therefore not relevant for such analysis.

Moreover, the rate of defect creation (structural) in the barrier increases when the crystalline lattice of the AlGa_N is subjected to larger mechanical stress [3], i.e. when higher Al% is adopted (Process C). As a result, the significantly larger $\Delta I_{G(REV)}$ ascribed to AlGa_N barrier (Fig. 3a), the lack of Schottky junction degradation (Fig. 3b) and the lower extrapolated maximum V_G for higher Al% (Fig. 5) identify the AlGa_N barrier as responsible for the time-dependent gate breakdown.




Fig. 7. (a) Time-to-failure at $V_G = 9.5$ V of devices featuring different AlGa_N barrier thicknesses and Al%. Each box plot is the result of 24 devices stressed up to gate failure (see Fig. 6a). (b) Lifetime comparison between processes featuring longest and shortest TTF (a).

As soon as a percolation path is created in the AlGaIn barrier, the voltage drop across the metal/p-GaN Schottky junction suddenly increases, causing also its breakdown, as confirmed by the post-failure gate leakage increase in the bias regime dominated by the Schottky junction, i.e. $V_G > 2$ V [20].

Once the role of the AlGaIn barrier on the TDGB was established, additional experiments have been performed to understand the role of the AlGaIn thickness. Five splits featuring identical process flow except for the AlGaIn thickness and Al% have been adopted (Fig. 7a). In particular, note that Process 1A is the same as Process C (reference). Moreover, moving from 1 to 3 means thicker AlGaIn, whereas from A to D implies lower Al%.

Fig. 7a shows the time-to-failure (TTF) extrapolated from TDGB tests reported in Fig. 8a. TTF is the time when an uncontrolled increase in the gate current (breakdown) occurs. In particular, observing Fig. 7a and comparing processes with same AlGaIn thickness (2A and B, or 3C and D), the role of the Al% is confirmed, i.e. the lower Al%, the longer TTF. In the case of AlGaIn thickness, by comparing processes 1A and 2A, the thicker the AlGaIn the longer the TTF; however, a further thickness increase (e.g. from 2B to 3C/3D) does not produce a further TTF improvement despite the lower Al% in 3C and 3D compared to 2B. These results can be explained by the

combination of two mechanisms:

1) a too thin AlGaIn requires the creation of only a few defects to form a percolation path (failure), hence a thicker AlGaIn improves TTF (1A and 2A);

2) a thicker AlGaIn implies a lower V_{TH} as shown in Fig. 8b, which causes a higher gate leakage during the stress (Fig. 8a) due to larger voltage drop on the Schottky junction at given gate voltage (V_G). Consequently, as reported in [3, 19, 20], the increase of gate leakage shortens the TTF.

Overall, a trade-off between mechanism (1) and (2) guides towards an optimum thickness at a given Al% (e.g. 2B and 3D).

4. Conclusions

Long-term gate reliability has been experimentally investigated on power HEMTs featuring a p-GaN gate with different process splits. The AlGaIn barrier has been identified as the responsible layer for TDGB at room temperature. In particular, on one hand, lower Al% leads to longer TDGB because of two benefits: 1) the AlGaIn barrier is structurally more robust due to lower mechanical stress; 2) the gate leakage is lower due to higher V_{TH} . On the other hand, an optimum AlGaIn barrier thickness at given Al% exists with respect to TDGB, since: 1) too thin a layer can speed up the build-up of a percolation path, reducing the TDGB; 2) too thick a barrier increases the gate leakage because of lower V_{TH} . Overall, by combining gate reliability and V_{TH} , the optimum AlGaIn barrier is attained (2B).

References

- [1] P. Moens, A. Stockman, "A Physical-Statistical Approach to AlGaIn/GaN HEMT Reliability", in Proc. IEEE Int. Rel. Phys. Symp. (IRPS), Monterey, CA, USA, Apr. 2019, DOI: 10.1109/IRPS.2019.8720521.
- [2] S. Yang, S. Huang, J. Wei, Z. Zheng, Y. Wang, J. He, K. J. Chen, "Identification of Trap States in p-GaN Layer of a p-GaN/AlGaIn/GaN Power HEMT Structure by Deep-Level Transient Spectroscopy", IEEE Electron Device Lett., vol. 41, no. 5, pp. 685-688, May 2020, DOI: 10.1109/LED.2020.2980150.
- [3] A. N. Tallarico, S. Stoffels, N. Posthuma, P. Magnone, D. Marcon, S. Decoutere, E. Sangiorgi, C. Fiegna, "PBTI in GaN-HEMTs with p-type gate: Role of the aluminum content on ΔV_{TH} and underlying degradation mechanisms", IEEE Trans. Electron Devices, vol. 65, no. 1, pp. 38-44, Jan. 2018, DOI: 10.1109/TED.2017.2769167.
- [4] L. Sayadi, G. Iannaccone, S. Sicre, O. Haberlen, G. Curatola, "Threshold voltage instability in p-GaN AlGaIn/GaN HFETs", IEEE Trans. Electron Devices, vol. 65, no. 6, pp. 2454-2460, Jun. 2018, DOI: 10.1109/TED.2018.2828702.
- [5] M. Ruzzarin, M. Meneghini, A. Barbato, V. Padovan, O. Haeberlen, M. Silvestri, T. Detzel, G. Meneghesso, E. Zanoni, "Degradation Mechanisms of GaN HEMTs with p-type gate under forward gate bias overstress", IEEE Trans. Electron Devices, vol. 65, no. 7, pp. 2778-2783, Jul. 2018, DOI: 10.1109/TED.2018.2836460.
- [6] X. Tiang, B. Li, H. A. Moghadam, P. Tanner, J. Han, S. Dimitrijević, "Mechanism of threshold voltage shift in p-GaN gate AlGaIn/GaN transistors", IEEE Electron Device Lett., vol. 39, no. 8, pp. 1145-1148, Aug. 2018, DOI: 10.1109/LED.2018.2847669.




Fig. 8. (a) TDGB stress at $V_G = 9.5$ V and $T = 25$ °C. (b) Fresh transfer characteristics of DUTs with different AlGaIn configurations.

- [7] Y. Shi, Q. Zhou, Q. Cheng, P. Wei, L. Zhu, D. Wei, A. Zhang, W. Chen, B. Zhang, "Bidirectional threshold voltage shift and gate leakage in 650 V p-GaN AlGaIn/GaN HEMTs: The role of electron-trapping and hole-injection", in Proc. IEEE Int. Symp. Power Semiconductor Devices ICs (ISPSD), pp. 96-99, Chicago, USA, May 2018, DOI: 10.1109/ISPSD.2018.8393611.
- [8] J. He, G. Tang, K. J. Chen, "VTH instability of p-GaN gate HEMTs under static and dynamic gate stress", IEEE Electron Device Lett., vol. 39, no. 10, pp. 1576-1579, Oct. 2018, DOI: 10.1109/LED.2018.2867938.
- [9] L. Sayadi, G. Iannaccone, S. Sicre, S. Lavanga, G. Fiori, O. Haberen, G. Curatola, "Charge injection in normally-off p-GaN gate AlGaIn/GaN-on-Si HFETs", in Proc. IEEE Eur. Solid-State Device Res. Conf. (ESSDERC), pp. 18-21, Dresden, Germany, Sep. 2018, DOI: 10.1109/ESSDERC.2018.8486899.
- [10] A. Tajalli, E. Canato, A. Nardo, M. Meneghini, A. Stockman, P. Moens, E. Zanoni, G. Meneghesso, "Impact of sidewall etching on the dynamic performance of GaN-on-Si E-mode transistors", Microelectron. Rel., vols. 88-90, pp. 572-576, Sep. 2018, 10.1016/j.microrel.2018.06.037.
- [11] A. N. Tallarico, S. Stoffels, N. Posthuma, S. Decoutere, E. Sangiorgi, C. Fiegna, "Threshold Voltage Instability in GaN HEMTs With p-Type Gate: Mg Doping Compensation", IEEE Electron Device Lett., vol. 40, no. 4, pp. 518-521, Feb. 2019, DOI: 10.1109/LED.2019.2897911.
- [12] X. Li, B. Bakeroot, Z. Wu, N. Amirifar, S. You, N. Posthuma, M. Zhao, H. Liang, G. Groeseneken, S. Decoutere, "Observation of Dynamic VTH of p-GaN Gate HEMTs by Fast Sweeping Characterization", IEEE Electron Device Lett., vol. 41, no. 4, pp. 577-580, Apr. 2020, DOI: 10.1109/LED.2020.2972971.
- [13] F. Yang, C. Xu, B. Akin, "Characterization of Threshold Voltage Instability Under Off-State Drain Stress and its Impact on p-GaN HEMT Performance", IEEE Journal of Emerging and Selected Topics in Power Electronics, pp. 1-10, Jan. 2020, DOI: 10.1109/JESTPE.2020.2970335.
- [14] K. Murugesan, L. Efthymiou, F. Udrea, "Gate stress induced threshold voltage instability and its significance for reliable threshold voltage measurement in p-GaN HEMT", IEEE WiPDA, pp. 177-180, Raleigh, NC, USA, Oct. 2019, DOI: 10.1109/WiPDA46397.2019.8998859.
- [15] A. N. Tallarico, S. Stoffels, P. Magnone, N. Posthuma, E. Sangiorgi, S. Decoutere, C. Fiegna, "Investigation of the p-GaN Gate Breakdown in Forward-Biased GaN-Based Power HEMTs," IEEE Electron Device Lett., vol. 38, no. 1, pp. 99-102, 2017, DOI: 10.1109/LED.2016.2631640.
- [16] S. Stoffels, B. Bakeroot, T. L. Wu, D. Marcon, N. E. Posthuma, S. Decoutere, A. N. Tallarico, C. Fiegna, "Failure mode for p-GaN gates under forward gate stress with varying Mg concentration, " in Proc. IEEE Int. Rel. Phys. Symp. (IRPS), pp. 4B4.1-4B4.9, Monterey, CA, USA, Apr. 2017, DOI: 10.1109/IRPS.2017.7936310.
- [17] I. Rossetto, M. Meneghini, E. Canato, M. Barbato, S. Stoffels, N. Posthuma, S. Decoutere, A. N. Tallarico, G. Meneghesso, E. Zanoni, "Field- and current-driven degradation of GaN- based power HEMTs with p-GaN gate: Dependence on Mg-doping level", Microelectronics Reliability, vol. 76-77, pp. 298-303, Sept. 2017, DOI: 10.1016/j.microrel.2017.06.061.
- [18] A. Stockman, F. Masin, M. Meneghini, E. Zanoni, G. Meneghesso, B. Bakeroot, P. Moens, "Gate conduction mechanisms and lifetime modeling of p-gate AlGaIn/GaN high-electron-mobility transistors", IEEE Trans. Electron Devices, vol. 65, no. 12, pp. 5365-5372, Dec. 2018, DOI: 10.1109/TED.2018.2877262.
- [19] S. Stoffels, N. Posthuma, S. Decoutere, B. Bakeroot, A. N. Tallarico, E. Sangiorgi, C. Fiegna, J. Zheng, X. Ma, M. Borga, E. Fabris, M. Meneghini, E. Zanoni, G. Meneghesso, J. Priesol, A. Satka, "Perimeter Driven Transport in the p-GaN Gate as a Limiting Factor for Gate Reliability", in Proc. IEEE Int. Rel. Phys. Symp. (IRPS), Monterey, CA, USA, Apr. 2019, DOI: 10.1109/IRPS.2019.8720411.
- [20] A. N. Tallarico, S. Stoffels, N. Posthuma, B. Bakeroot, S. Decoutere, E. Sangiorgi, C. Fiegna, "Gate Reliability of p-GaN HEMT With Gate Metal Retraction", IEEE Trans. Electron Devices, vol. 66, no. 11, pp. 4829 - 4835, Sept. 2019, DOI: 10.1109/TED.2019.2938598.
- [21] N. E. Posthuma, S. You, S. Stoffels, D. Wellekens, H. Liang, M. Zhao, B. De Jaeger, K. Geens, N. Ronchi, S. Decoutere, P. Moens, A. Banerjee, H. Ziad, M. Tack, "An industry-ready 200 mm p-GaN E-mode GaN-on-Si power technology", in Proc. IEEE Int. Symp. Power Semiconductor Devices ICs (ISPSD), pp. 284-287, Chicago, IL, USA, May 2018, DOI: 10.1109/ISPSD.2018.8393658.