This is the final peer-reviewed accepted manuscript of:


The final published version is available online at: https://doi.org/10.1109/TPEL.2017.2710281

Rights / License:

The terms and conditions for the reuse of this version of the manuscript are specified in the publishing policy. For all terms of use and more information see the publisher's website.
Abstract—GaN power switches provide remarkable performance in terms of power-density, reduced parasitics, and high-thermal handling capability that enable the realization of very efficient and compact dc/dc converters. Despite exhibiting state-of-the-art channel conductivity, GaN high electron mobility transistor (HEMT) devices are affected by the degradation of the dynamic ON-Resistance ($R_{ON}$) at increasing off-state voltages and operating temperatures. In this paper, a novel laboratory setup and characterization procedure for the dynamic $R_{ON}$ of GaN HEMT switches in the presence of thermal- and trapping-effects is presented. The proposed setup allows the study of $R_{ON}$ transients after the switching event at variable off-state voltages and temperatures. The use of custom-designed differential amplification stages and a voltage-controlled current source enables the accurate characterization of $R_{ON}$ even on large periphery devices. At first, the proposed setup is tested with a well-established and mature device technology such as a Si MOSFET. Degradation of the $R_{ON}$ up to 120% due to temperature variation is observed with the presented setup. The setup is then used for the characterization of commercial-grade GaN-on-SiC and GaN-on-Si HEMTs. For both technologies dynamic $R_{ON}$ degradations up to 75% and 20% are observed for temperature and off-state voltage variations, respectively. These characterization data are fundamental for the accurate estimation of conduction losses during the design of switching-mode power converters.

Index Terms—Buck converter, characterization, dispersive effects, dynamic $R_{ON}$, GaN HEMT, pulse measurements, switching converter, trapping effects.

I. INTRODUCTION

The remarkable intrinsic characteristics of gallium nitride have enabled the development of GaN transistor technologies that set new targets in terms of efficiency and power density in several power electronic applications [1]–[3].

The well-known properties of wide-bandgap semiconductors and the characteristics of HEMT devices with lateral (rather than vertical) highly conductive channels implemented by means of AlGaN/GaN heterostructures are exploited for the production of compact and fast transistors with high breakdown voltage and very low losses [1]–[3]. While initially developed solely for radio frequency (RF) and microwave applications, GaN technologies have been recently proposed also for the power electronic market, with several commercial GaN switches already available [2].

These devices can be operated at higher switching speed compared to Si devices with comparable voltage and current capabilities (Si power MOSFET), due to lower switching and conduction losses [1]–[3].

Highly efficient switching-mode dc/dc converters have been reported in [4]–[6]. The high switching frequency enables compact designs and consequent improvements of the power density. Besides the increased power density, the fast switching performance of GaN has also been exploited for the design of power supplies with very fast dynamic response, to be used for example for the supply modulation of RF and microwave power amplifiers (PA) [7]–[11]. In such applications (e.g., envelope tracking [12]–[14]), the power supply output voltage follows the envelope of the signal (typically telecom) to be amplified by the RF PA, thus addressing multi-MHz instantaneous bandwidths.

In this context, Zhang et al. [10] reported synchronous buck converters with 88% total efficiency at 100-MHz switching frequency. These converters [10], [11] are designed with the same 0.15-$\mu$m AlGaN/GaN process of the RF PA for a perspective integration with the power supply.

Despite offering clear advantages with respect to their silicon counterparts for the design of highly efficient switching converters, AlGaN/GaN HEMTs suffer from a degradation mechanism of the dynamic ON-resistance ($R_{ON}$), which is different from Si power MOSFETs. The application of high electric fields to the device conductive channel created by the AlGaN/GaN heterostructure grown over SiC or Si substrates makes GaN HEMT prone to nonnegligible charge trapping phenomena. While in Si power MOSFET technologies trapping phenomena have been practically eliminated by the optimization of the passivation processes, the same cannot be done for GaN traps, since they are
located in different regions of the device, rather than in the superficial passivation interfaces [18], [19]. The presence of traps in GaN devices is related to the intrinsic device structure and working mechanism, and thus it cannot be completely eliminated, but only limited to a certain extent by means of technological solutions as field plating [18], [19]. As a consequence, even mature, state of the art, commercial GaN devices suffer from this phenomenon (as it will be shown also in this paper), though with less deterioration in the dynamic performance with respect to early research-level devices [15]–[23].

It has been observed that the amount of trapped charge in GaN devices increases with the voltage applied (i.e., electric field stress) to the device channel and that there is a substantial asymmetry between the time constants associated to charge capture (almost instantaneous) and release (up to several seconds) [16]–[20] and [26].

From an application point of view (switching-mode converters), these phenomena induce a degradation of the device dynamic \( R_{ON} \) with increasing off-state voltages and increasing switching frequency. Since the precise knowledge of the switch dynamic \( R_{ON} \) at different operating regimes (i.e., voltage, frequency, and temperature) is fundamental for an accurate computation of conduction losses in switching-mode converter design, suitable setups, and techniques for the characterization of dynamic \( R_{ON} \) of GaN device are of great interest.

In this paper, we propose a novel setup and characterization technique for the dynamic \( R_{ON} \) of GaN HEMT switches of GaN-on-SiC and GaN-on-Si technologies in the presence of thermal- and trapping-effects.

Section II provides an introduction to commercial and research-level I/V characterization systems. In Section III, the proposed setup is presented and further details are given in the Appendix. Section IV briefly describes two different GaN switch technologies that have been tested with the presented setup. Section V shows the characterization results under controlled thermal- and trap-state. Section VI concludes the paper.

II. STATE-OF-ART AND COMMERCIAL I/V PULSERS

In the literature, the characterization of the dynamic \( R_{ON} \) of GaN devices is carried out by exploiting two different types of setups:

1) commercial pulsed I/V characterization system (e.g., [16]–[18]);

2) research-level setups based on a standard electronic laboratory equipment and custom fixtures for \( R_{ON} \) characterization under a switching operation (e.g., [15], [20]–[23]).

As described in [16], [17], [28], [29], and [39], commercial pulsed I/V setups can be used for the characterization of the dynamic \( R_{ON} \) at variable off-state voltages, by successively switching the devices under test (DUT) from an off-state to an on-state in the ohmic region of a device operation: this is done by the simultaneous switching of \( V_{GS} \) from complete pin–off to maximum conductance and \( V_{DS} \) from the selected off-state to values in the range 0.1–1 V. The switching pattern features a very low duty cycle to control the thermal regime of the DUT.

The exploitation of these systems for dynamic \( R_{ON} \) characterization can have some drawbacks. The position of the voltage and current probes is usually not very close to the DUT, so that complex calibration procedures are needed to minimize measurement errors. The parasitics of the access networks to the DUT can cause not negligible voltage ringings that may set the device trapping state with a different peak voltage than the expected off-state voltage.

With modern pulsed I/V setups, the evolution of \( R_{ON} \) after the switching event can be also obtained by sampling the device voltage (and current) with high-resolution/high-dynamic range digitizer (e.g., 16–18 bit), that need to be capable to avoid saturation in correspondence of the high off-state voltages, while maintaining good resolution for sampling low \( V_{DS} \) in the device ohmic region. To cope with digitizer speed limitation (tradeoff with the required dynamic range), hundreds of measurements are performed for each data point and then averaged to enhance the characterization accuracy [16], [17].

Since these systems offer several additional features (pulsed I/V curves, pulsed \( S \) parameters, pulsed load pull . . .) they are typically very expensive. Given these considerations, research-level custom setups may become a preferable solution.

Custom setups as the ones described in [15], [20]–[23] typically exploit a fast oscilloscope equipped with voltage and current probes to characterize the dynamic \( R_{ON} \) at variable voltage stress and its time evolution after the switching event.

With this approach, given the high dynamic range of the drain voltage of the DUT (from tens/hundreds of volts in the blocking state to few millivolts in conduction), a severe tradeoff between the oscilloscope saturation limit and its resolution at small voltages is encountered [15], [20]–[23] if the voltage probe is directly connected at the DUT drain terminal. Indeed, general-purpose oscilloscope samplers have typically a resolution in the range of 8–12 bits, due to higher importance of bandwidth rather than dynamic range of these products. In order to overcome this limitation, diode- and transistor-based clamping circuits are inserted between the oscilloscope probe and the sensed voltage node [15], [20]–[22].

Optimized clamping circuits enable the characterization of \( V_{DS} \) (and thus \( R_{ON} \)) starting right after the voltage stress (delay times between hundreds of ns to few \( \mu s \)) [15], [20]–[22]. The drawback of these solutions is a partial loss of accuracy, due to the need to de-embed the clamp electrical characteristic from the measurement.

Additional limitation in custom setups may arise from the types of probes adopted for voltage and current sensing. Depending on the DUT \( R_{ON} \) value (i.e., DUT periphery) and the amount of drain current during the characterization, the use of passive high-impedance voltage probes may limit the accuracy of the measurement of very low \( V_{DS} \), whereas the use of typical magnetic-coupled probes may limit the accuracy in the acquisition of the current.

Finally, one additional characteristic that is valuable for a test setup is the possibility to characterize the \( R_{ON} \) of the DUT working in a switching condition similar to the final application. This is not always achieved by the setups commercially available or proposed in the literature. The novel setup and characterization technique presented in this paper address the described issues.
III. SETUP FOR THE DYNAMIC R\textsubscript{ON} CHARACTERIZATION

As schematically depicted in Fig. 1, the proposed setup exploits a custom designed current source, active voltage and current probes, and a digital oscilloscope for the characterization of the DUT under real operative conditions.

With the proposed setup, implemented with standard laboratory equipment and COTS components, the characterization of the device R\textsubscript{ON} is carried out at variable off-state voltages, temperatures, and dissipated powers. The observation of the entire evolution of the R\textsubscript{ON} transient after the switching event enables the identification of the trapping mechanism time constants that directly correlate the R\textsubscript{ON} behavior with the device switching frequency.

A. Working Principle

As described in Fig. 1, with the proposed technique, the DUT is tested when operating in the final circuit synchronous half-bridge, which is representative of a large number of switching-mode converters. This half-bridge can be either a section of an actual converter, or a printed circuit board (PCB) board suitably developed for the DUT R\textsubscript{ON} characterization.

The DUT is the low-side switch of the half-bridge, whereas the high-side transistor is used to apply the off-state voltage stress V\textsubscript{DD}. In both cases, the operating conditions are very similar to the ones in the final application in terms of thermal behavior, PCB parasitics, and driving waveforms.

With reference to Fig. 2, during the T\textsubscript{OFF} part of the period T, the high-side device applies a V\textsubscript{DD} voltage to the DUT drain. As discussed in [15]–[23], for GaN HEMT, the level of this off-state voltage stress induces a proportional amount of trapped charges which degrade the R\textsubscript{ON}. During the T\textsubscript{ON} part of the period, the DUT is turned-on (and the high-side switch is turned-off) and a “measuring” current pulse I\textsubscript{CS} = I\textsubscript{DS} is injected into the DUT by a current source.

The DUT current I\textsubscript{DS}(t) and the voltage drop V\textsubscript{DS}(t) are amplified and acquired by the instrumentation and the dynamic R\textsubscript{ON} calculated as

\[ R_{ON}(t) = \frac{V_{DS}(t)}{I_{DS}(t)}. \]  

The evolution of R\textsubscript{ON}(t) during T\textsubscript{ON} describes its recovery, due to charge detrapping, to its nominal value of R\textsubscript{ON,DC} observed before the off-state voltage stress.

As will be described in the following, the setup allows to observe this detrapping evolution of R\textsubscript{ON}(t) in the range T\textsubscript{ON} \in [t_D, t_{ON,MAX}], where t_D is the delay of the beginning of the observation interval with respect to the switching event (DUT from OFF to ON).

B. Current Source

A voltage-controlled current source (VCCS), specifically developed to drive low-impedance loads (i.e., R\textsubscript{ON}), is used to inject a current I\textsubscript{CS} into the DUT and is controlled by a V\textsubscript{CS} voltage. The VCCS shown in Fig. 3 is implemented with a cascode circuit: two high-power Si P-MOSFETs (Infineon SPP80P06P) are selected for this purpose. The cascode topology has been chosen to improve the output impedance with respect to the solution based on a single device (simulation results shows hundreds of k \textOmega) [31]. A 0.2-\textOmega source resistor improves the large-signal linearity of the VCCS by reducing its transconductance gain from 37 A/V (with R_S = 0 \textOmega) to 3.8 A/V (with R_S = 0.2 \textOmega) at V\textsubscript{CS} = 3 V.

A high-breakdown voltage (600 V) protection Schottky diode (Cree C3D10060G) has also been placed in series to the cascode to avoid the conduction of the body diode of the P-MOSFETs, when the switching node V\textsubscript{SW} goes at V\textsubscript{DD} voltage, which is typically higher than V\textsubscript{CC}. The breakdown voltage of this diode sets the highest V\textsubscript{DD} voltage stress that the setup could withstand without any damage.

The I\textsubscript{CS} current generated by the VCCS is measured with a high-precision (0.1%) and high-thermal stability (15 ppm/\textdegree C) current-sensing resistor, provided with 4-wire Kelvin sensing terminals (Vishay CSM3637P, 20 – m \textOmega model). These terminals are connected to an opamp voltage amplifier, which provides the signal to be measured to the oscilloscope/digitizer. Details on current sensing are given in the following section.

The simulated and measured pulsed I/V characteristics at 25 °C of the VCCS are shown in Fig. 4 at different V\textsubscript{CC} supply voltages. The simulation has been carried out in OrCAD PSpice using Infineon nonlinear model comprising thermal effects.

The VCCS control voltage V\textsubscript{CS} is generated by an arbitrary waveform generator (AWG-VCCS) and synchronized with the half-bridge driver through another AWG (AWG-HB).
Fig. 3. Schematic of the setup for the characterization of the dynamic $R_{ON}$ in GaN switches. The extraction is directly performed in the final circuit half-bridge (left block diagram). The high-side switch applies a voltage stress to the low-side (DUT) degrading its $R_{ON}$. When the low-side is on, a current $I_{CS} = I_{DS}$ is injected and the $V_{DS}$ voltage drop is measured by the setup. The case temperature $T_C$ is controlled by means of a thermal chuck. The $V_{DS}$, the $I_{DS}$ and $T_C$ signals are amplified (right) and digitized by an oscilloscope.

Fig. 4. Simulated (dashed blue line) and measured (continuous red line) I/V pulsed characteristic at 25 °C of the VCCS at different supply voltages $V_{CC} = 3.5–7.5$ V.

AWG-VCCS generates a control signal between $V_{CS} \equiv V_{CC}$ (VCCS OFF) and a lower voltage (VCCS ON) that can be selected depending on the requested output current $I_{CS}$ (see I/V characteristics in Fig. 4).

The current $I_{CS}$ generated by the VCCS is injected at the switching node of the half-bridge in order to measure the $R_{ON}$ of the DUT by producing a $V_{DS}$ voltage drop by means of a known current $I_{DS}$.

The current source as well as the amplification stage has been implemented on a single-layer FR4 board (see Fig. 6). The entire setup is controlled by a MATLAB script for automated measurements.

Fig. 5. Simulated (dashed blue line) and measured (continuous red line) small-signal gain (normalized) of a 20 × voltage amplifiers. The –3-dB bandwidth is about 6 MHz and the in-band ripple is lower than 0.03 dB up to 1 MHz.

C. $I_{DS}$ and $V_{DS}$ Sensing and Measurement

The voltage drop $V_S$ across the current-sensing resistor and the $V_{DS}$ voltage on the DUT are amplified by two operational amplifiers in a differential to single-ended topology. The schematic is shown in the inset of Fig. 5. This circuit provides conversion from the floating voltage across the $I_{DS}$ sensing resistor to a single-ended signal suitable for the oscilloscope acquisition. It is also useful to point out that this current sensing technique is not affected by common mode measurements errors typical of high-side resistive current sensing.
The $V_{DS}$ sensing of the amplifier has been realized as close as possible to the switch package in order to minimize the resistance and the parasitics of the PCB traces.

A low-offset and low-noise operational amplifier (Analog Devices AD797) with a gain-bandwidth of 80 MHz (at 10× gain) has been employed for this purpose. The gain of the two amplifiers is set with the input (1 kΩ) and feedback resistances (20 kΩ), which are selected with low tolerances (0.1%) for accuracy. With such resistance values, the input impedance of the voltage amplifiers is high compared to the source impedance ($R_S$ and $R_{ON}$ are less than 1 Ω) and a negligible current will flow at the input of these circuits.

With the selected voltage gain of 20, the measured small-signal bandwidth is 4 MHz (see Fig. 5). The in-band distortion of both the amplifiers has been experimentally verified resulting in a gain ripple of 0.03 dB up to 1 MHz (see Fig. 5).

The $V_{DS}$ voltage across the DUT can be obtained from the output $V_{OUT2}$ of the amplifier by means of

$$V_{OUT2} = \frac{20 \, k\Omega}{1 \, k\Omega} \cdot V_{DS} \quad \Rightarrow \quad V_{DS} = \frac{V_{OUT2}}{20}. \quad (2)$$

Similarly, the $I_{CS}$ current generated by the VCCS can be computed from the output $V_{OUT1}$ of the amplifier by considering

$$V_{OUT1} = \frac{20 \, k\Omega}{1 \, k\Omega} \cdot 20 \, m\Omega \cdot I_{CS} \quad \Rightarrow \quad I_{CS} = \frac{V_{OUT1}}{0.4}. \quad (3)$$

The selection of a voltage gain of 20 and a 20-mΩ current-sensing resistor sets the maximum current measurable by the setup to approximately 40 A (pulsed). In fact, for $I_{CS} = 40$ A and by considering (3), the output of the amplifier results in $V_{OUT1} = 16$ V, which is still in the linear amplification region (2 V of margin on the supply rail of 18 V). Similarly for (2), the maximum $V_{DS}$ value linearly amplified by the bench is 0.8 V.

Thus, by selecting $I_{CS} = 1$ A and $I_{CS} = 40$ A, two devices with very different $R_{ON}$ of 800 and 20 mΩ, respectively, can be characterized with the same sensing accuracy of $V_{DS}$, which is for both 0.8 V at the input of the opamp and 16 V at the oscilloscope port. Different combination of opamp resistors and current sensing resistor could be also selected if different maximum rating of measuring current and voltages were needed. With this technique, the setup is capable to observe the $R_{ON}$ evolution starting from 2 μs after the switching event and the saturation of the oscilloscope during the DUT blocking state is avoided (more details in the Appendix).

### D. $T_C$ Measurement

The case temperature $T_C$ is monitored with a PT100 temperature-sensitive resistor (US-Sensor PPG101A6) with fast response (time-constant of 1.2 s in air) and high accuracy ($±0.15^\circ C$).

As shown in Fig. 3 (bottom-right), the PT100 resistor is inserted in Wheatstone bridge for a balanced reading by comparison with a fixed 100-Ω resistor. The upper resistors (12 kΩ ± 0.1%) and the 12-V supply voltage of the Wheatstone bridge are selected to feed a bias current of about 1 mA to the PT100, as suggested by the sensor manufacturer.

The differential voltage $V_D$ of the bridge, which is proportional to the PT100 resistance, is amplified by 100 with another AD797 amplifier. All the gain-setting resistances of the amplifier are chosen with low tolerances (0.1%). The input resistors (10 kΩ) of the amplifier have been selected to provide a high-impedance input versus the Wheatstone bridge nodes. The feedback resistors (1 MΩ) have been chosen accordingly to obtain a gain of 100. With such gain, the bandwidth of the amplifier in closed-loop drops to 1 MHz but it is large enough for an accurate amplification of the case temperature, which is expected to vary in the Hz range.

The PT100 resistance $R(T_C)$ can be obtained from the output $V_{OUT3}$ of the amplifier by means of

$$V_{OUT3} = \frac{1 \, M\Omega}{10 \, k\Omega} \cdot 1 \, mA \cdot [R(T_C) - 100 \, \Omega] \quad (4)$$

$$R(T_C) = 100 + 10 \cdot V_{OUT3}. \quad (5)$$

During the characterization, the DUT (the entire half-bridge) is mounted over a temperature-controlled chuck. Thus, the case temperature $T_C$ of the DUT can be controlled within a large range (25–440 °C), enabling $R_{ON}$ characterizations at different operating temperatures.

### IV. DEVICES UNDER TEST (DUTs)

Two different GaN technologies and a Si MOSFET have been tested with the presented setup. These technologies are commercial products exhibiting the state-of-art performance in their fields of application. This makes the measured results more significant, since they represent real product performance rather than very particular behaviors (though still interesting) of not optimized experimental processes still in the development phase.
A. Si Power MOSFET

A Vishay SiR698DP has been selected as a reference benchmark for the setup. This power switch belongs to a very mature Si power MOSFET technology developed by Vishay (Trench-FET architecture) [41]. The DUT is mounted in a half-bridge configuration on an evaluation board [42]. The switching node of the half-bridge is directly accessed by the setup, as shown in Fig. 1. A discrete-component driver commutates the DUT between \( V_{GS} = 10 \text{ V (DUT ON)} \) and \( V_{GS} = 0 \text{ V (DUT OFF)} \).

B. AlGaN/GaN on Si HEMT

This technology developed by efficient power conversion [33] offers different families of normally OFF (enhancement mode) HEMT power switches grown on silicon substrates. The different families of products have breakdown voltages ranging from 15 to 300 V. The devices tested with the proposed setup are the following:

1) EPC 2014: 40-V, 10-A continuous current switch with a nominal maximum \( R_{ON} \) of 16 mΩ [34];
2) EPC 2007: 100-V, 6-A continuous current switch with a nominal maximum \( R_{ON} \) of 30 mΩ [35].

The first DUT was tested directly within the multilevel power converter described in [13], by disconnecting the load, whereas the second DUT was measured exploiting the evaluation board provided by the vendor [36]. In both cases the DUTs are always inserted in a half-bridge, as described in Fig. 1, and controlled by the same Texas Instruments LM5113 driver [40], which commutates the DUT between \( V_{GS} = 5 \text{ V (DUT ON)} \) and \( V_{GS} = 0 \text{ V (DUT OFF)} \).

C. AlGaN/GaN on SiC HEMT

This device belongs to a 0.15-μm gate length process by Qorvo [37], primarily developed for the design of monolithic microwave integrated circuit PAs at X, Ku, and Ka bands. In many applications, the efficiency of the RF/microwave PA is enhanced by means of supply modulation [12]–[14]. The highly desirable integration of the microwave PA and the supply modulator in the same chip can be exploited with this AlGaN/GaN on SiC technology that, despite the very short channel length, features good power switches with nominal breakdown voltage of 50 V and 2.1-Ω-mm \( R_{ON} \).

The DUT is a 4-mm periphery device tested directly within the synchronous buck converter described in [10], by simply disconnecting the output filter and accessing the converter switching node, as described in Fig. 1. The driver is integrated with the monolithic half-bridge [10] and is designed to commutate a normally ON device by applying \( V_{GS} = -5 \text{ V (DUT OFF)} \) and \( V_{GS} = 0 \text{ V (DUT ON)} \).

V. EXPERIMENTAL RESULTS

A. Dependence of the \( R_{ON} \) on \( T_J \)

The resistance \( R_{ON} \) of the DUTs in the half-bridge has been first measured with a multimeter provided with a 4-wire sensing capability (Agilent 34 401 A). We define this resistance as the dc on-Resistance \( R_{ON,DC} \) at room temperature (25°C) and any variation due to dynamic effects will be normalized to this value. The measured \( R_{ON,DC} \) for the considered DUTs are reported in Table I.

Let us now consider a switch model of the DUT in which the \( R_{ON} \) is a function of the junction temperature \( T_J \) and of the trapped charge state \( X(t) \). The corresponding I/V model of the DUT in the ohmic region can be written in this form:

\[
V_{DS} = R_{ON}(T_J, X(t)) \cdot I_{DS}. \tag{6}
\]

In this section, the \( R_{ON} \) variation due to the junction temperature \( T_J \) of the power switches will be investigated by means of pulsed measurements. In such measurements, the high-side switch of the half-bridge is constantly turned-OFF and only the low-side switch (DUT) of the half-bridge is considered (see example waveforms of Fig. 15 in the Appendix).

During this measurement, the acquired drain-source voltage of the DUT is between zero and a small voltage, the actual \( V_{DS} \) (i.e., < 0.8 V), during the injection of the current by the VCCS. In this operating regime, no degradation of the \( R_{ON} \) occurs due to trapping effects, since no off-state voltage stresses are applied and the \( V_{DS} \) in conduction is very low as observed (< 0.8V).

Thus, during this measurement, only thermal effects can induce variations of \( R_{ON} \) (no trapped charge, \( X(t) = 0 \)). and the \( R_{ON} \) depends only on the junction temperature \( T_J \)

\[
V_{DS} = R_{ON}(T_J) \cdot I_{DS}. \tag{7}
\]

In order to extract the \( R_{ON} \) dependence on \( T_J \), iso-thermal pulsed measurements are performed. A short current pulse (i.e., 5 μs) has been selected to minimize the self-heating during the current injection. This assumption can be quickly verified considering the device junction-to-case thermal resistance \( R_{JC} \).

For a short current pulse (i.e., 5 μs), the junction-to-case temperature difference during the \( I_{DS} \) current injection can be written as

\[
T_J - T_C \leq R_{JC} \cdot I_{DS} = R_{JC} \cdot R_{ON}(T_J) \cdot I_{DS}^2 \tag{8}
\]

where the dissipated power \( P_D \) in the DUT has been expressed by means of (7).

The Qorvo 0.15-μm process parameters were used for the following evaluation, but the same computations have been verified also with the other DUTs. Let us assume the worst case scenario in which for a short current pulse (i.e., 5 μs) the thermal impedance equates the thermal resistance \( R_{JC} = 1.8 \text{°C/W} \) and the \( R_{ON} \) does not change significantly (\( R_{ON} \approx R_{ON,DC} = 525 \text{ mΩ} \)). Thus, considering a measuring current \( I_{DS} = 1.1 \text{ A} \), (8) provides that the temperature rise is negligible during the current pulse (i.e., \( T_J - T_C \leq 1.1 \text{ °C} \)).

Same results apply also to the SiR698DP, EPC 2014, and EPC 2007: their worst case temperature rise is 0.7, 0.8, and 1.1 °C, respectively. Thus, there is no significant self-heating during the pulse and the \( T_J \) is iso-thermal with the case temperature \( T_C \)

\[
T_J \approx T_C \rightarrow R_{ON}(T_J) = R_{ON}(T_C). \tag{9}
\]

Therefore it is possible to extract the \( R_{ON} \) at different \( T_J \) by characterizing the DUT at different chuck temperature (\( T_C \)).
The results of this characterization are reported in Fig. 7. In order to highlight the variation due to the junction temperature and allow a comparison between the considered DUTs, each $R_{ON}(T_J)$ has been normalized to the corresponding $R_{ON,DC}$ at 25 °C and the results are plotted in Fig. 8.

The $R_{ON}$ temperature dependence shows a positive temperature coefficient for all the considered devices, as should be expected by their MOSFET-like conduction mechanism [43]. A weak nonlinearity over the tested temperature range is also evident in all the considered DUTs, as also reported in [43]. The normalized increase of $R_{ON}$ for the GaN-on-Si HEMT at 150 °C are 1.75 and 1.7 times their $R_{ON,DC}$ at 25 °C, while the Si MOSFET at 150 °C shows an increase up to 2.2 times its $R_{ON,DC}$ at 25 °C. Almost coincident results are provided by the vendor in the datasheets of the EPC 2014, EPC 2007, and SiR698DP [34], [35], [41], [43]. Very similar results are also reported in [22] for normally-OFF GaN-on-Si devices in which the normalized increase of the resistance at 150 °C is between 1.56 and 1.73 times with respect to their $R_{ON,DC}$ at 25 °C (±150 and 65 mΩ, respectively).

As expected, the $R_{ON}$ temperature sensitivity is higher in the Si MOSFET compared to the GaN devices [43]. Between the GaN devices, the $R_{ON}$ temperature sensitivity is also slightly higher in the DUTs with the Si substrate compared to the SiC substrate. It is fair to notice that this is not in contrast with the well-known nonlinear behavior of SiC thermal resistance [27], since the measurement in Fig. 7 are performed at controlled $T_J$ with negligible power dissipation. If the same devices were
operated at fixed base plate temperature with nonnegligible power dissipation, the nonlinearity of the SiC thermal resistance would contribute to the device channel heating and thus the $R_{ON}$ of GaN-on-SiC devices would have an higher degradation rate at increasing base plate temperature.

B. Dependence of the $R_{ON}$ on $T_J$ and on $X(t)$

In this section, the $R_{ON}$ dependence on the thermal-state $T_J$ and on the trapped-charge state $X(t)$ is investigated and the complete switch model (6) will be considered.

Due to short current pulses, and low duty cycles, the DUT $R_{ON}$ characterization is carried out with negligible dissipated power and thus in the same iso-thermal conditions described in Section IV-A that ensure $T_J \approx T_C$.

This time, the DUT $R_{ON}$ is measured (i.e., $V_{DS}$ and $I_{DS}$ sensing) right after its commutation from the off-state $V_{DD}$ (synthesized with the high-side switch of the half-bridge) to full conduction (see example waveforms in Figs. 16 and 17 in the Appendix).

Due to the very fast charge capture time-constants of GaN HEMT technology [24]–[26], an off-state voltage pulse duration $T_{OFF} = 100$ ns can be considered long enough to activate fast charge capture mechanisms. This has also been experimentally verified on the EPC 2014 with the results shown in Fig. 9. In such experiment, the $R_{ON}$ has been measured immediately after ($t_D = 2 \mu s$) an off-state voltage stress of different $V_{DD}$ amplitudes and at different $T_{OFF}$ pulse lengths. The $R_{ON}$ shows a substantial independence from the duration of the voltage stress between 20 and 700 ns. Therefore, a $V_{DD}$ pulse length $T_{OFF} = 100$ ns has been selected for the characterization.

The iso-thermal $R_{ON}$ at different off-state voltages $V_{DD}$ and $T_{ON}$ are reported in Fig. 10 for two of the considered DUTs (Qorvo 0.15 µm and EPC 2014). After the DUT switching, the $R_{ON}$ is sampled by the setup at a variable time $T_{ON}$ from the voltage stress, enabling the observation of the $R_{ON}[T_J, X(t)]$ evolution due to trap release.

The $R_{ON}[T_J, X_{MAX}]$ measured after switching from an off-state voltage $V_{DD}$ is higher compared to the static value $R_{ON}[T_J, 0]$, even for an off-state voltage as low as $V_{DD} = 5$ V. From voltages higher than $V_{DD} = 10$ V, $R_{ON}$ starts to increase more significantly, showing a relative increment of about 20% and 14% for the SiC and Si substrate GaN HEMT, respectively, only due to trapping effects (i.e., at a fixed temperature).

Observing the transient of $R_{ON}[T_J, X(t)]$ for the GaN-on-SiC device, it can be observed that, after the voltage stress, the dynamic $R_{ON}$ is approximately constant for $T_{ON}$ lower than 100 µs: after that time, the device starts to recover likely due to charge releases.

After one second the device is still very far from a complete recovery, especially for higher off-state voltages. This is an indication that some relatively “fast” time constants of the detrapping mechanism are present in the range $[100 \mu s ~- ~1 \text{ s}]$. 

Fig. 9. Measured $R_{ON}$ after different voltage stresses pulse lengths $T_{OFF}$ in the EPC 2014 starting from 20 ns up to 700 ns.

Fig. 10. Dynamic $R_{ON}$ versus $T_{ON}$ for Qorvo 0.15 µm (up) and for EPC 2014 (down).
Fig. 11. Measured dynamic $R_{\text{ON}}$ versus the drain voltage stress $V_{\text{DD}}$, parametrized at three different $T_J$ junction temperatures (25, 80, and 150 °C) for the DUTs (left: Vishay SiR698DP, right: Qorvo 0.15 µm) at $t_D = 2 \mu s$.

Fig. 12. Measured dynamic $R_{\text{ON}}$ versus the drain voltage stress $V_{\text{DD}}$, parametrized at three different $T_J$ junction temperatures (25, 80, and 150 °C) for the DUTs (left: EPC 2014, right: EPC 2007) at $t_D = 2 \mu s$.

Fig. 13. Predicted dynamic $R_{\text{ON}}$ versus the switching frequency, parametrized at some $V_{\text{DD}}$ voltage stresses for the Vishay SiR698DP (left) and EPC 2007 (right).
while other longer time constants exist for a complete recovery of the device. A comparison between the measured data at 25 and 100 °C (and $V_{DD} = 30 \text{ V}$) for the GaN-on-SiC device suggests a temperature dependence of the trap time constants, with $R_{ON}$ that recovers faster at higher junction temperatures. Similar results have also been observed in [16]–[18].

The same observation of the $R_{ON}$ transient for the GaN-on-Si devices reveals almost no recovery in the observation window of 1 s (see Fig. 10), indicating the presence of longer time constants. We verified a complete recovery of both devices between two experiments that took places some hours apart. Though the complete monitoring of the trap recovery transient (hours) can be interesting for a deeper insight and speculation on the trapping/detrapping mechanism as in [16] and [17], it does not have practical interest in actual applications.

C. Dependence of the $R_{ON}$ on $T_J$ and on $V_{DD}$

Since the PWM switching frequencies of dc/dc converters are typically in the hundreds of kHz or low-MHz range, especially with GaN technology, the $R_{ON}$ of the measured devices does not have time to any degree of recovery: for 100 kHz switching frequency the period is 10 µs, which is largely lower than the observed 100 µs of no-recovery.

The trap-state $X(t)$ of the GaN switch is thus frozen to the maximum value $X(t) = X_{MAX}$. This value $X_{MAX}$ is set by the operating off-state voltage $V_{DD}$ and therefore it is possible to express the $R_{ON}$ dependence directly from the off-state voltage $V_{DD}$

$$V_{DS} = R_{ON} [T_J, V_{DD}] \cdot I_{DS}.$$  \hspace{1cm} (10)

In Figs. 11 and 12, the $R_{ON}$ with the frozen trap-state, measured at three different junction temperatures (25, 80, and 150 °C) and $V_{DD}$ voltages, are reported for comparison between the considered DUT technologies. The $R_{ON}$ has been measured immediately after the switching event ($t_D = 2 \mu s$).

The practically constant temperature sensitivity (i.e., spacing between plots at different temperatures) observed for different off-stage voltage levels at $t_D = 2 \mu s$ suggests a substantial independence between the trap-assisted and temperature-assisted $R_{ON}$ degradation until the start of detrapping mechanism (as observed, Fig. 10 suggests a temperature dependence of the trap release mechanism). Thus, since no recovery is observed for the initial 100 µs for both technologies, a prediction of the device operating dynamic $R_{ON}$ in any practical application (switching frequencies higher that 1/100 µs = 10 kHz and $T_J < 150$ °C) can be performed by superimposing the measured trap- and temperature-assisted degradation rates.

Following this procedure, in Figs. 13 and 14, the predicted (measurement-based) variation of the normalized dynamic $R_{ON}$ with respect to $R_{ON,DC}$ at increasing switching frequency and variable off-state voltages is shown for all the considered DUTs. The device junction temperature $T_J$ variation due to increasing switching losses is computed using the loss model presented in [8] and by substituting the $R_{ON} = R_{ON}[T_J, V_{DD}]$ values extracted with the proposed technique.

In such model, we assume a rms current $I_{DS,\text{rms}} = 1$ A for all the considered DUTs, and the gate and switching node capacitances reported in Table I. Regarding the thermal network, we assume a worst case scenario in which the thermal junction-to-ambient impedance equates the thermal resistance $R_{JA}$ (see Table I). The dynamic $R_{ON}$ variation reported in Figs. 13 and 14 are only for junction temperatures within the limits of the considered technologies (150 °C for Si, 200 °C for SiC).

Fig. 13 shows the dynamic $R_{ON}$ plot for the considered Si-MOSFET benchmark DUT. Given the resulted insensitivity of this device to $V_{DD}$ voltage stresses (see Fig. 11), the $R_{ON}$ degrades only due to the self-heating caused by the conduction and switching losses. The plots in Figs. 13 and 14 clearly show that, even for well-assessed commercial GaN devices, the degradation of the dynamic $R_{ON}$ is also caused by the $R_{ON}$ degradation due to the off-state voltage stress (dashed line versus continuous line).

This degradation cannot be overlooked for a precise computation of the converter conduction losses. High switching frequency converter design would benefit from the availability of such characterization data, rather than typical static $R_{ON}$ values measured at 0 V off-state voltage, that can underestimate the conduction losses up to 100% (see Figs. 13 and 14).

![Fig. 14. Predicted dynamic $R_{ON}$ versus the switching frequency, parametrized at some $V_{DD}$ voltage stresses for the EPC 2014 (left) and Qorvo 0.15 µm (right).](image-url)
VI. CONCLUSION

In this paper, a novel laboratory setup along with a characterization procedure for the dynamic $R_{ON}$ extraction in presence of thermal- and voltage-stress has been presented. The power switch is directly characterized inside the final circuit half-bridge, which comprises the final application thermal network, PCB parasitics, and driving waveforms for an improved accuracy of the characterization. The presented setup allows the study of $R_{ON}$ transients after the switching event at variable off-state voltages stress and operating temperature.

The setup was used for the characterization of a well-established and mature technology of a Si power MOSFET which showed no trap-induced degradation of the $R_{ON}$ and a degradation up to 120% at 150 °C of operative temperature. Furthermore, two different technologies exhibiting state-of-art performance in their fields of applications were tested with the presented setup. For both technologies dynamic $R_{ON}$ degradations up to 75% and 20% are observed for temperature and off-state voltage variations, respectively.

By means of these characterization data, it is possible to compute the dynamic $R_{ON}$ at the operating switching frequency of the dc/dc converter, thus allowing an improved estimation of the conduction losses and efficiency. With the considered DUT GaN-on-Si and GaN-on-SiC technologies, an increase up to +100% has been experimentally verified when the devices is pushed to the limit of the switching frequencies and high off-state voltage stresses.

APPENDIX

In this section, explanatory waveforms at the output of the amplification stage are commented showing in detail how the $R_{ON}$ of the DUT is measured by the presented setup.

In the measurement waveforms shown in Fig. 15, the high-side switch is constantly kept off, while the DUT (low-side switch) is always on. No voltage stresses are applied to the DUT. The VCCS injects a 5 µs current pulse in the DUT and the oscilloscope samples the waveforms $V_{OUT}$ at the output of the voltage amplifiers. Thus, the $R_{ON}(T_J)$ is calculated by considering (1)–(5) after the output $V_{OUT}$ have settled down. The temperature measurement is performed on $V_{OUT3}$.

If the commutation of the high-side switch is introduced imposing the voltage stress $V_{DD}$ to the DUT, the switching node is raised to $V_{DD}$ and thus it is necessary to protect the inputs of the opamps from over-voltages ($V_{DD}$ generally higher than their rail voltage of $V_{RAIL} = 18$ V).

Transient voltage suppression diodes (TVS, Littelfuse SMAJ5.0) are used to this purpose and the adopted configuration is shown in Fig. 3. The TVS diodes clamp the input nodes of the opamps to 5 V, while the $V_{DD}$ voltage is still applied at the DUT drain. The selected TVS diodes feature a very fast response time (< ps) and their operation is shown in Figs. 16 and 17, which describe the evolution in the time of the measurements system when applying an off-state blocking voltage short pulse of amplitude $V_{SW} = V_{DD} = 80$ V at $t = 0$.

Within the short voltage pulse ($V_{SW} = 80$ V, not shown in the plots), the input of the opamp is clamped to 5 V by the TVS.
(waveform $V_{SW}$ in Figs. 16 and 17). At the instant $t = T_{OFF}$, the high-side switch is turned off and the DUT is turned on after a minimal dead-time.

The TVS diodes provide electrical protection of the opamps, but do not prevent their saturation (they saturate for an input at $V_{RAIL}/Gain = 18/20 = 0.9$ V). Saturation should be avoided, since the opamp can require very long time to recover from this overdrive condition [32]. During the opamp overdrive recovery time, $R_{ON}$ is not observable by the setup. In the proposed setup, the saturation of the opamps is avoided by limiting the $T_{ON}$ pulse width of the high-side device. As can be appreciated in Figs. 16 and 17, when the high-side switch is ON (OFF-state voltage $V_{DS} \approx V_{DD}$), both the outputs $V_{OUT1}$ and $V_{OUT2}$ of the voltage amplifiers are slewing and, if $T_{OFF}$ is short enough, they do not saturate at 18 V and slew down to 0 V when the $V_{DD}$ voltage pulse is removed.

A slew-rate of 23 V/μs has been experimentally verified at the outputs of the AD797 opamps which sets a maximum $T_{OFF}$ of: $1 \mu s \cdot 18$ V/23 V μs without incurring in the saturation condition.

It is useful to notice that a short $V_{DD}$ pulse width of hundreds of μs that avoid saturation of the opamp is still sufficient to observe the trap-assisted degradation of $R_{ON}$, since the trap activation mechanism in GaN is extremely fast as it is experimentally verified in Fig. 9 and in [24]–[26].

However, even without saturating, the response of the amplifiers to a 100 ns OFF-state voltage pulse shows some ringing (2.2 MHz), which requires 2 μs to settle down (see Fig. 16). It is worth to point out, that this settling time is independent from the amplitude of the OFF-state $V_{DD}$ pulse, since the opamp dynamic response (ringing) always starts from the same condition (5 V input clamping) for a $T_{OFF} = 100$ ns.

In Fig. 16, the 2 μs needed for the stabilization of $V_{OUT1}$ and $V_{OUT2}$ are awaited before applying the current measurement pulse: as a result, the 2-μs duration of the current injection transient is added to the 2 μs of the postcommutation settling time and the delay time (tD) between the switching event and the start of an accurate acquisition of waveforms (i.e., $R_{ON}$ evolution) is about 4 μs.

Fig. 17 shows the strategy that we adopted for a further minimization of tD: the measuring current pulse command $V_{CS}$ is set just after the commutation from the OFF-state voltage stress. In this way the transients associated with the two events (voltage and current pulse) share the same time slot and the system is ready for a clear measure after a delay time of 2 μs.

This short time delay is in line with the results obtained by applying clamping circuit as in [15] and [19]. Some papers report also time delay below 1 μs, but in many cases the proposed measuring plots clearly show that the measure is still not reliable (clear ringing behavior) in the immediate proximity of the switching event, and become totally settled after 1 μs [15], [20]. Moreover the typical long time constants associated to trap release mechanism in GaN HEMT [19] do not probably require an observable starting time shorter than 2 μs as it is also shown in the presented measurements.

**ACKNOWLEDGMENT**

The authors would like to acknowledge Prof. F. Filicori for the contribution on the development of this setup. They would also like to thank Prof. Z. Popović and Prof. D. Maksimović at the University of Colorado, Boulder for providing the high-frequency GaN-on-SiC buck converter.

**REFERENCES**


